Design Guide: TIDA-010042 400-W GaN-Based MPPT Charge Controller and Power Optimizer Reference Design



Description

This reference design is a Maximum Power Point Tracking (MPPT) solar charge controller for 12V and 24V batteries, that can be used as a power optimizer. This compact reference design targets small and medium-power solar charger designs and is capable of operating with 15 to 60V solar panel modules, 12V or 24V batteries, and providing up to 16A output current. The design uses a buck converter to step down the panel voltage to the battery voltage. The half-bridge TI GaN power stage with internal integrated drivers is controlled by a microcontroller unit (MCU), which calculates the maximum power point using the perturb and observe method. The solar MPPT charge controller includes reverse battery protection, software programmable alarms and indications, and surge and ESD protection.

Resources

TIDA-010042 LMG2100R044, CSD18540Q5B MSPM0G1506, TPSM365R6V5 INA241, TPS7A2033, TMP303 Design Folder Product Folder Product Folder Product Folder



Ask our TI E2E[™] support experts



Features

- 98.5% efficiency in 12V systems and 98.8% efficiency in 24V systems
- Wide input voltage range: 15V to 60V
- Flexible design supports 12V and 24V battery voltages
- · High-rated output current: 16A
- Battery reverse polarity, over-charge and overdischarge protections
- System overtemperature capability
- Small board form factor: 83mm × 82mm × 26mm

Applications

- Solar charge controller
- Solar power optimizer





1 System Description

This reference design is developed around TI gallium nitride (GaN) FETs LMG2100 with integrated gate drivers and MSPM0G1506 MCU. The design is targeted for small and medium power solar charger controller designs, capable of operating with 15 to 60V solar panel modules and 12V or 24V batteries with up to 16A output current.

The design uses the perturb-and-observe algorithm for MPPT and has an operating efficiency of greater than 98%. The high efficiency can be reached due to the half-bridge GaN FETs module with low $R_{DS(on)}$, low switching losses, and zero reverse recovery charge in the design. Usage of small sized passive components is made possible by the high switching frequency (up to 250kHz) of the buck converter.

1.1 Key System Specifications

PARAMETER	SPECIFICATIONS	UNIT
Input panel voltage range	15 – 60	V
Battery nominal voltage	12, 24	V
Rated maximum current	16	А
Efficiency	> 98	%
Interleaved buck operating frequency	250	kHz

Table 1-1. Key System Specifications



System Overview

2 System Overview

2.1 Block Diagram



Figure 2-1. TIDA-010042 Block Diagram

2.2 Design Considerations

The TIDA-010042 board consists of an MCU (MSPM0G1506) that gathers data about panel and battery voltage, as well as panel, battery, and load current and uses this information to track the maximum power point. The MCU then generates PWM signals that directly drive the half-bridge GaN module (LMG2100R044). The buck converter modulates the output voltage of the panel to maximize the transmission power or modulates the output current to prevent battery over-charge to increase the lifetime of the battery. A load enable gate (CSD18540Q5B) is also in place to protect from battery over-discharge, another means of extending the lifetime of the battery.

To power the system, a switching regulator (TPSM365R6V5) is used to step down the panel voltage to 5V for the GaN module and gate drivers. From the 5V, a low-dropout (LDO) regulator (TPS7A2033) is used to regulate a 3.3V line for the rest of the components.

2.3 Highlighted Products 2.3.1 MSPM0G1506



CPU	Power & Clocking	Analog	
Arm Cortex-M0+ 80 MHz NVIC / MPU / 7-ch. DMA Accelerator Math (DIV, SQRT, TRIG, MAC)	POR / BOR / SVS External LF 32 kHz XTAL External HF 4-48 MHz XTAL Internal LF 32 kHz (3%) Internal HF 4-32 MHz (1%) PLL (up to 80 MHz)	12-bit ADC 4MSPS × 2 (totally up to 17 channels) Comparator with 8-bit DAC × 3 12-bit buffered DAC 1MSPS × 1 Zero-drift chopper OPA × 2 GPA × 1 Internal ADC reference (1.5%) Temperature sensor	
32 / 64 / 128 KB Flash (ECC) 16 / 32 KB SRAM (ECC)		Timer	
Data Integrity & Security	SPI × 2	Advanced control 16-bit timer × 1 (CC × 4 pairs)	
CRC accelerator (16 & 32 bit) AES256 accelerator + TRNG	I2C × 2 (FastMode+) CAN-FD × 1	General purpose 16-bit timer × 1 (CC × 2 pairs) General purpose 16-bit timer × 2 (CC × 2) General purpose 32-bit timer × 1 (CC × 2)	
Programming & Debug		Low power 16-bit timer × 2 (CC × 2)	
Arm SWD interface	IU	Windowed watchdog × 2	
UART & I2C bootloader	Up to 60 GPIO	RIC×1	

Figure 2-2. MSPM0G1506 Block Diagram

The MSPM0G1506 is an 80MHz MCU with seven timers support up to 22 PWM channels, 64KB flash, 32KB RAM, two 12-bit 4-MSPS ADC, two zero-drift zero-crossover chopper op-amps, three high-speed comparators with 8-bit reference DACs and a 12-bit 1-MSPS DAC with integrated output buffer.

- Wide supply voltage range: 1.62V to 3.6V
- Optimized low-power modes
 - RUN: 96µA/MHz (CoreMark)
 - SLEEP: 458µA at 4MHz
 - STOP: 47µA at 32kHz
 - STANDBY: 1.5µA with RTC and SRAM retention
 - SHUTDOWN: 78nA with IO wake-up capability
- · 32-Bit Cortex-M0+ platform with a holistic ultra-low-power system architecture
- Flexible Power-Management System
 - Internally regulated core supplies
 - Supply Voltage Supervision, Monitoring, and Brownout
- Clock System
 - Internal 4- to 32MHz oscillator with up to ±1.2% accuracy (SYSOSC)
 - Phase-locked loop (PLL) up to 80MHz
 - Internal 32kHz low-frequency oscillator (LFOSC) with ±3% accuracy
 - External 4- to 48MHz crystal oscillator (HFXT)
 - External 32kHz crystal oscillator(LFXT)
 - External clock input
- Math accelerator supports DIV, SQRT, MAC and TRIG computations
- 7-Channel DMA controller
- Up to 60 GPIOs, Two high-drive IOs with 20mA drive, Two 5V tolerant IOs
- Timers

- Two 16-bit advanced timers with deadband support up to 12 PWM channels
- One 32-bit high-resolution general-purpose timer
- Two 16-bit general-purpose timers support low-power operation in STANDBY mode
- One 16-bit general-purpose timer supports QEI

TEXAS INSTRUMENTS

- One 16-bit general-purpose timer
- Four UART interfaces; one supports LIN, IrDA, DALI, Smart Card, Manchester, and three support low-power operation in STANDBY mode
- Two I2C interfaces support up to FM+ (1Mbit/s), SMBus/PMBus, and wakeup from STOP mode
- Two SPIs, one SPI supports up to 32Mbits/s
- Two simultaneous sampling 12-bit 4Msps ADCs
 - 14-bit effective resolution at 250ksps with hardware averaging
 - 12-bit output resolution at 4Msps with greater than 11 ENOB
 - Up to 17 total external input channels with individual result storage registers
 - Internal channels for temperature sensing, supply monitoring, and analog signal chain (interconnection with OPA, DAC, etc.)
 - Software selectable reference
 - Operates in RUN, SLEEP, and STOP modes
- Three high-speed comparators (COMP) with 8-bit reference DACs
 - Programmable hysteresis
 - Programmable reference voltage
 - Configurable operation modes
 - Programmable output glitch filter delay
 - Supports 6 blanking sources
 - Output connected to advanced timer fault handling mechanism
- Supports TI System Configuration Tool

The voltage and current of the panel and battery lines are used to calculate and track the MPP and the MSPM0G1506 enables quick data acquisition from the various analog signals using the internal analog-to-digital converter (ADC). Operating at 80MHz allows for fast conversion and calculation to efficiently perform MPPT and adjust the duty cycle of buck converter accordingly.

During battery charging mode, the MSPM0G1506 generates pulse-width modulated (PWM) signals to the buck converter, where the duty cycle is proportional to the output current, or battery charging current, of the buck stage. The MCU is also responsible for managing the battery voltage by preventing over-charging of the battery. The MCU does this by turning the converter into constant voltage mode once a threshold voltage is reached. Additionally, the MCU protects the battery from over-discharging by disconnecting the load once a threshold load current is reached or once the battery voltage falls below another threshold. By effectively managing the battery, this reference design maximizes the lifespan and optimizes the performance capabilities.

Status indicators and alarms, controlled by the MCU, are also included in the design to provide feedback to the user; however, some are left uninitialized.



2.3.2 LMG2100R044



Figure 2-3. LMG2100 Functional Block Diagram

The LMG2100R044 device is an 80-V continuous, 100V pulsed, 35A half-bridge power stage, with integrated gate-driver and enhancement-mode Gallium Nitride (GaN) FETs, 4.4mΩ R_{DS(on)}.

- 5V external bias power supply
- Near zero reverse recovery
- Very small input capacitance C_{ISS} and output capacitance C_{OSS}
- High slew rate switching with low ringing
- Internal bootstrap supply voltage clamping to prevent GaN FET Overdrive
- Excellent propagation delay (29.5ns typical) and matching (2ns typical)
- Low power consumption

6

- Exposed top QFN package for top-side cooling
- Package optimized for easy PCB layout
- 5.5mm × 4.5mm × 0.89mm lead-free package

The device extends advantages of discrete GaN FETs by offering a more user-friendly interface. This device is an excellent choice for applications requiring high-frequency, high-efficiency operation in a small form factor.

The LMG2100R044, half-bridge, GaN power stage with highly integrated high-side and low-side gate drivers, which includes built-in UVLO protection circuitry and an overvoltage clamp circuitry. The clamp circuitry limits the bootstrap refresh operation to make sure that the high-side gate driver overdrive does not exceed 5.4V. The device integrates two, $4.4m\Omega$ GaN FETs in a half-bridge configuration. The device can be used in many isolated and non-isolated topologies allowing very simple integration. HI and LI can be independently controlled to minimize the third quadrant conduction of the low-side FET for hard switched buck converters. The package is designed to minimize the loop inductance while keeping the PCB design simple. TI recommends a size of 0402 to minimize trace length to the pin. Place the bypass and bootstrap capacitors as close as possible to the device to minimize parasitic inductance. The drive strengths for turn on and turn off are optimized to provide high-voltage slew rates without causing any excessive ringing on the gate or power loop.

2.3.3 INA241



Figure 2-4. INA241 Example Application

The INA241 is an 110V, zero-drift current sense amplifier with enhanced PWM rejection.

- · Enhanced PWM Rejection
- Excellent CMRR:
- 166dB DC CMRR
 - 104dB AC CMRR at 100kHz
- Wide Common-Mode Range: -5V to 110V
- Accuracy:
 - Gain:
 - Version A: ±0.01%, ±1ppm/°C drift (Maximum)
 - Version B: ±0.1%, ±5ppm/°C drift (Maximum)
 - Offset:
 - Version A: ±10µV, ±0.1µV/°C drift (Maximum)
 - Version B: ±150µV, ±0.5µV/°C drift (Maximum)
- Available Gains:
 - INA241A1, INA241B1 : 10V/V
 - INA241A2, INA241B2 : 20V/V
 - INA241A3, INA241B3 : 50V/V
 - INA241A4, INA241B4 : 100V/V
 - INA241A5, INA241B5 : 200V/V
- Quiescent Current: 3.2mA (Maximum)

The high common mode voltage (110V) allows for support of various battery systems without sacrificing accuracy and the negative common mode voltage (–5V) allows the device to operate below ground to accommodate flyback.

The INA241 device is offered with 5 preset gain values of 10-, 20-, 50-, 100-, and 200V/V with a maximum gain error of 0.1%. With support for a maximum system current of 16A, the A4 (100V/V gain) variation is used in this design to maximize current reading resolution and minimize power dissipation through the shunt resistor.



2.3.4 TPSM365



Figure 2-5. TPSM365 Example Circuit

The TPSM365 device is a 65V, 600mA or 300mA peak synchronous buck converter power module.

- · Integrated MOSFETs, inductor, and controller
- Wide input voltage range: 3V to 65V, input transient up to 70V
- 4.5mm × 3.5mm × 2mm over-molded package
- Frequency adjustable from 200kHz to 2.2MHz using the RT pin or an external SYNC signal
- Greater than 85% efficiency at $24V_{IN}$, $5V_{OUT}$
- Ultra-low operating quiescent current at no load: 4μ A at V_{IN} = 24V to 3.3V V_{OUT}
- Optimized for ultra-low EMI requirements
 - Pseudo-random spread spectrum reduces peak emissions
 - Pin selectable FPWM mode for constant frequency at light loads with MODE/SYNC pin
 - FSW synchronization with MODE/SYNC pin
 - CISPR11 class B capable
- Inherent protection features for robust design
- Precision enable input and open-drain PGOOD indicator for sequencing, control, and VIN UVLO
 - Overcurrent and thermal shutdown protections



2.3.5 TMP303



Figure 2-6. TMP303 Block Diagram

The TMP303 device is a factory-programmed temperature window comparator.

- Low Power: 5µA (Maximum)
- SOT-563 Package: 1.60mm × 1.60mm × 0.6mm
- Trip Point Accuracy:
 - ±0.2°C (Typical) from -40°C to 125°C
- Push-Pull Output
- Selectable Hysteresis: 1-, 2-, 5-, 10°C
- Supply Voltage Range: 1.4V to 3.6V

2.4 System Design Theory

2.4.1 MPPT Operation

The power output from a PV panel depends on a few parameters, such as the irradiation received by the panel, panel voltage, panel temperature, and so forth. The power output also varies continuously throughout the day as the conditions affecting the change.

Figure 2-7 shows the I-V curve and the P-V curve of a solar panel. The I-V curve represents the relationship between the panel output current and the output voltage. As the I-V curve in the figure shows, the panel current is at the maximum when the terminals are shorted and is at the lowest when the terminals are open and unloaded.



Figure 2-7. Solar Panel Characteristics I-V and P-V Curves

As Figure 2-7 shows, obtain the maximum power output from the panel represented as P_{MAX} at a point when the product of the panel voltage and the panel current is at the maximum. This point is designated as the maximum power point (MPP).

The graphs in Figure 2-8 and Figure 2-9 show examples of how each of the various parameters affect the output power from the solar panel. The graphs also show the variation in the power output of a solar panel as a function of irradiance. Observe in these graphs how the power output from a solar panel increases with the increase in irradiance and decreases with a decrease in irradiance. Also note that the panel voltage at which the MPP occurs also shifts with the change in irradiance.





Figure 2-8. Solar Panel Output Power Variation Under Different Irradiation Conditions—Graph A



Figure 2-10 shows a typical graph representing the variation in the power output of a photovoltaic panel as a function of the temperature. Observe how the panel current (and thereby the panel power) decreases with an increase in temperature. The MPP voltage continues to shift substantially with the change in temperature.



Figure 2-10. Solar Panel I-V Curve Variation With Temperature Under Constant Irradiation Conditions

Draw the maximum power from a solar panel by operating the panel close to the MPP point; however, doing so poses two challenges:

- 1. Providing a way to connect a battery or load with a different operating voltage in comparison to the MPP of the panel
- 2. Identifying the MPP automatically, as the MPP varies with the environmental conditions and is not a constant

Directly connecting a solar panel with a V_{MPP} close to 17V to a 12V lead acid battery forces the panel to operate at 12V, which reduces the amount of power that can be drawn from the panel. From this situation, one can surmise that a DC/DC converter is able to draw more power from the solar panel because this converter forces



the solar panel to operate close to the V_{MPP} and transfer the power to a 12V lead acid battery (impedance matching).

The preceding paragraph explains why the user implements a synchronous buck converter to charge the lead acid battery from the solar panel and address the first challenge.

The second challenge of automatically identifying the MPP of the panel is typically performed by employing MPPT algorithms in the system. The MPPT algorithm tries to operate the photovoltaic panel at the maximum power point and uses a switching power stage to supply the load with the power extracted from the panel.

Perturb and observe is one of the most popular MPPT algorithms used. The fundamental principle behind this algorithm is simple and easy to implement in a microcontroller based system. The process involves slightly increasing or decreasing (perturbing) the operating voltage of a panel. Perturbing the panel voltage is accomplished by changing the duty cycle of the converter. Assuming that the panel voltage has been slightly increased and that this leads to an increase in the panel power, then another perturbation in the same direction is performed. If the increase in the panel voltage decreases the panel power, then a perturbation in the negative direction is done to slightly lower the panel voltage.

By performing the perturbations and observing the power output, the system begins to operate close to the MPP of the panel with slight oscillations around the MPP. The size of the perturbations determines how close the system is operating to the MPP. Occasionally this algorithm can become stuck in the local maxima instead of the global maxima, but this problem can be solved with minor tweaks to the algorithm.

The P&O algorithm is easy to implement and effective, and was chosen for this design.

2.4.2 Buck Converter

Table 2-1. Back Converter Design Onterna		
PARAMETER	SPECIFICATION	
Maximum input voltage	60V	
Maximum output voltage	24V	
Max current	16A	

Table 2-1. Buck Converter Design Criteria

This reference design implements buck topology to step down panel voltage to battery voltage, so it is used in applications where panel voltage must be higher than battery voltage.

The LMG2100R044 half-bridge power stage is selected for this reference design for the high maximum V_{DS} of 80V continuous, 100V pulsed rating and low Q_g and $R_{DS(on)}$ of 7.2nC and 4.4m Ω , respectively, at a gate voltage of 5V, also, the 5.5mm × 4.5mm × 0.89mm lead-free package, with integrated gate driver, saves a lot PCB area, so it is a suitable design for a compact, high power density and high efficiency buck converter of medium power rating.

2.4.2.1 Output Inductance

Continuous conduction mode (CCM) is desired to maintain a high efficiency while delivering the constant current required for battery charging. When the input voltage range, output voltage and load current are defined, it leaves the inductor value as the design parameter to maintain CCM.

Therefore, the desired ripple current is defined. A typical value is 0.2 to 0.4 times the output current. Firstly, the loop speed in PV system is not that fast, so the value of inductance can be higher. Secondly, it is important to reduce the ripple voltage of the output capacitor. Finally, the size of inductor should not be too big to save space. So, 0.3 is selected as the coefficient of ripple current.

Considering 16A maximum output current, and ignoring the voltage drop on the FETs and resistance of the inductor, giving:

$$L \times \frac{\Delta I}{T_{OFF}} = V_0$$

(1)

The worst case of CCM for a fixed output voltage converter is when T_{off} is maximum, also, the bigger the value of inductor is, the easier the converter stays in CCM, then the equation above can be transformed into:



$$L \geq \frac{V_{0} \times \left(1 - \frac{V_{0}}{V_{in}max}\right)}{\Delta I \times f_{sw}}$$

(2)

In this application, V_{in_max} is 60V, f_{sw} is the switching frequency 250kHz. When the output voltage is 24V, the inductance needs to be higher than 12µH. When the output voltage is 12V, the inductance needs to be higher than 8µH. In the case of the same size, an inductor with a smaller inductance can have a larger saturation current. Finally, 10µH is chosen as the value of the inductance.



Figure 2-11. Power Stage Schematic

2.4.2.2 Input Capacitance

Select input capacitors carefully to both reduce the size and satisfy the big ripple current capability (for more information, see the *How to select input capacitors for a buck converter* analog applications journal).

To get a satisfied MPPT effect, such as 99.5% of maximum power tracking, make sure the input ripple voltage is small. For many panels, when the V_{panel} is within 97.5% – 102.5% of the V_{mpp} , the output power of the panel is above 99.5% of maximum power. In a 12V battery system, make sure the V_{mpp} of the panel is higher than 12V, so the input ripple voltage can be within 0.3V. In a 24V battery system, make sure the V_{mpp} of the panel is higher than 24V, so the input ripple voltage can be within 0.6V. So, 0.3V is taken as the maximum input ripple voltage (ΔV_{in}).





The AC current flowing through the input capacitors results in the input voltage ripple. Even the majority of the ripple current goes through MLCC, thanks to the low equivalent series resistance (ESR), ripple voltage results from this can be ignored. The remaining ripple current flows through the electrolytic capacitor, if there is any in the system. Although electrolytic capacitor has much bigger ESR, the AC current is relatively small. As a result, the overall effect on the input voltage ripple is negligible.

Use Equation 3 to estimate the required effective capacitance that meet the ripple voltage requirement. At 50% duty cycle, the C_{IN} is biggest.

$$C_{IN} \ge \frac{D \times (1 - D) \times I_0}{\Delta V_{in} \times f_{sw}}$$
(3)

Where I_o is 16A and f_{sw} is 250kHz, C_{IN} needs to be bigger than 53µF. Considering DC bias effect of the MLCC as the voltage increases, the actual value taken needs to be larger depending on the practical situation.

Besides, the input capacitors also need to meet the thermal stress caused by the ripple current, the bigger footprint, the lower temperature rise. Use Equation 4 to calculate the root mean square (RMS) current of the input ripple current.

$$I_{\text{in}_\text{rms}} = I_0 \times \sqrt{D \times (1 - D) + \frac{1}{12} \times \left(\frac{V_0}{L \times f_{\text{sw}} \times I_0}\right)^2 \times (1 - D)^2 \times D}$$
(4)

Duty cycle has a significant impact on the input RMS ripple current. Figure 2-13 is a plot of , from which the largest ripple current RMS can be observed. The largest ripple current occurs when the duty cycle is 0.5. The maximum value of lin_rms is 8.2A. To reduce the temperature rise of the MLCC, the 1210 footprint is chosen. Meanwhile, it is better to parallel multiple capacitors with small capacity than just use one with bigger capacity.



Figure 2-13. Input RMS, Load Current Ratio vs Duty Cycle

Place additional small MLCCs with low equivalent series inductance (ESL) and low ESR as close as possible to the input side of the FETs, especially using GaN devices with high di/dt and dv/dt slope. These MLCCs can greatly alleviate overshoot of the switching node waveform without sacrificing efficiency.

Bulk capacitors like aluminum electrolytic capacitors can also be added to satisfy the transient response if the response speed of the system is important. Because of the high ESR of electrolytic capacitors, the ripple current can be approximated by dividing the input ripple voltage by the ESR. Also, the waveform is triangular, so the RMS value can be estimated with Equation 5.

$$I_{\text{bulk}_\text{rms}} = \frac{1}{2\sqrt{3}} \times \frac{\Delta V_{\text{in}}}{\text{ESR}}$$

(5)

Care is needed when selecting a bulk capacitor due to its low tolerance for RMS current.



2.4.3 Current Sense Amplifier

PARAMETER	SPECIFICATION	
Maximum common-mode voltage	60 V	
Maximum input current	16 A	
Maximum output voltage	3.3 V	

Table 2-2. Current Sense Amplifier Design Criteria

This reference design requires accurate measurement of the panel and battery currents to calculate and track the maximum power point. The design supports panels of up to 60 V for 24-V battery systems, so a maximum common-mode voltage of at least 60 V is required. The design also requires a negative common-mode voltage to provide function during periods of flyback.

The INA241 is selected for this reference design. The best gain variation must be chosen, as higher gain amplifiers often have increased error and noise parameters, and paired with a shunt resistor that provides high resolution and low power dissipation. Because of the $\pm 0.01\%$ gain error (maximum) and ± 1 ppm/°C drift, the current sample error is very small. The following equations are used to calculate the resolution of the current sense amplifier and power dissipation of the shunt resistor for the parameters given in Table 2-2, examples follow.

2.4.3.1 Shunt Resistor Selection

The minimum shunt resistor value for a 100V/V gain amplifier is given by:

So, $R_{SHUNT} \le 2.0625 m\Omega$; since a lower power dissipation is a higher priority, an $R_{SHUNT} = 1m\Omega$ is selected for the design.

2.4.3.2 Current Measurement Resolution

The current resolution of the amplifier into a 12-bit ADC is given by:

$$I_{RES} = (V_{OUT} / (ADCMAX \times R_{SHUNT} \times Gain)) = (3.3 V / (4095 \times 1 m\Omega \times 100 V/V))$$
(7)

So, I_{RES} = 8.06mA per bit.

2.4.3.3 Shunt Resistor Power Dissipation

The maximum power dissipation is given by:

$$P_{DISS} = I_{MAX2} \times R_{SHUNT} = (16A)^2 \times 1m\Omega$$

So, P_{DISS} = 0.256W.



Figure 2-14. Shunt Amplifier Schematic

(6)

2.4.4 Switching Regulator

PARAMETER	SPECIFICATION
Input voltage range	10V to 60V
Output voltage	5V
Load current	600mA

Table 2-3. Switching Regulator Design Criteria

This reference design requires 5V for the gate drivers (UCC27517 device) and GaN device (the LMG2100R044), subsequently stepped down to 3.3V for the MSPM0G1506 device and other components, to operate. To generate the 5V line from the power lines (panel), a wide V_{IN} buck, switching regulator is needed to support a maximum panel voltage of 60 V.

The TPSM365R6V5 device is a 5V fixed output, wide V_{IN}, frequency adjustable buck regulator with integrated inductor and boot capacitor that provides cost effective, compact, and highly-efficient power conversion design. See the *Application and Implementation* section of the *TPSM365R6*, *TPSM365R3 3-V to 65-V Input, 600-mA/ 300-mA, 4-µA No-Load IQ Synchronous Buck Converter Power Module in a HotRod*TM *QFN Package* as a starting point for this design; however, an input below 12V was not supported during testing.



3 Hardware, Software, Testing Requirements, and Test Results

3.1 Required Hardware and Software

3.1.1 Hardware

3.1.1.1 TIDA-010042

Figure 3-1 and Figure 3-2 show the full design boards, with the bare PCB measuring at 83mm × 82mm.



Figure 3-1. TIDA-010042 Top View



Figure 3-2. TIDA-010042 Bottom View

Table 3-1 breaks out the various headers and their associated pin connections.

J1, J2, and J3 are the PV panel, battery, and load connections, respectively.

J4 is used for XDS110 debugger.

J5 can be configured to communicate with power line communication (PLC) board in the future.







DESIGNATOR	PIN NUMBER	SIGNAL
J1 – PV panel connection	1	Negative panel (P–) terminal
	2	Positive panel (P+) terminal
J2 – battery connection	1	Positive battery (B+) terminal
	2	Negative battery (B–) terminal
J3 – load connection	1	Negative load (L-) terminal
	2	Positive load (L+) terminal
J4 – programming header	1	XDS110 Programmer voltage
	2	XDS110 SWDIO
	3	GROUND
	4	XDS110 SWCLK
	5	GROUND
	6	FLOAT
	7	GROUND
	8	FLOAT
	9	GROUND
	10	XDS110 RST

Table 3-1. Headers Connections (continued)			
DESIGNATOR	PIN NUMBER	SIGNAL	
J5 – PLC connection	1	PLC1	
	2	PLC2	
	3	PLC3	
	4	PLC4	
	5	PLC5	
	6	PLC6	
	7	PLC7	
	8	PLC8	
	9	PLC9	
	10	PLC10	
	11	UART_TX	
	12	POWER 3.3V	
	13	UART_RX	
	14	Buzzer output	
	15	GROUND	
	16	GROUND	

3.1.1.2 ITECH-IT6724H

The ITECH auto range DC power supply 1500W DC programmable power supplies series gives the sufficient output power for testing the board, since the supply offers output voltages up to 300V or 10A. See Wide Range High-Voltage Programmable DC Power Supply – Welcome to ITECH (itechate.com) for more information.

3.1.1.3 Chroma, 63107A

Chroma 63107A series is used in the following measurements to draw power from the system. The single input electronic load is specified up to 250W. See Modular DC Electronic Load LED Simulator > Chroma (chromausa.com) for more information.



3.1.2 Software Flow



Figure 3-4. TIDA-010042 Software Flow

After initializing peripherals like the ADCs, GPIOs, the OPAs, the comparator and the timers, the value of the voltage and current measurements are read, as long as there are under 8 reading times. Otherwise, the software jumps to the Load management function.



Furthermore, the values get averaged and dependent on the input value the Battery Charging function, the Battery management function or a Wait State starts. The Battery Charging function enables the Panel, the Buck converter, calculates an MPP and sets the duty cycle for the Buck converter. The Battery management part disables the Panel, Buck Converter and continues with a waiting state. The Wait State lasts 4 seconds and is checking the input parameters.

To prevent from over discharging, the previous three functions are all followed by Load Management, which is able to control the load connection.

3.2 Testing and Results

3.2.1 Test Setup

Connect the DC voltage source, to the panel connection (J1). Set the input voltage ranges from 15V to 22V for 12V systems and from 30V to 44V for 24V systems.

Connect the battery or electronic load to the battery connection (J2). This reference design supports 12V, 24V batteries. If using an electronic load to simulate a battery, set the load to constant voltage mode (CV) and to the respective voltage system regulates the voltage itself.

3.2.2 Test Results

As Figure 3-5 and Figure 3-6 shows, in 12V battery system, peak efficiency is about 98.5% at 60W output power, European weighted efficiency is about 97.87%, in 24V battery system, peak efficiency is about 98.8% at 160W output power, European weighted efficiency is about 98.5%.



Figure 3-5. Efficiency Curve Over Output Power for the 12V System





Figure 3-6. Efficiency Curve Over Output Power for the 24V System



Figure 3-7. Switch Nodes at 40V Input; 24V, 16A Output, rising edge





Figure 3-8. Switch Nodes at 40V Input; 24V, 16A Output, falling edge

Figure 3-7 show a 6ns rise time, with almost zero overshoot, Figure 3-8 shows a 4ns fall time. Both figures show a very good switching behavior of LMG2100.

Figure 3-9 shows the battery current, battery voltage, panel current, and panel voltage at 400W output power. Input voltage is about 41V, output voltage is 24V.



Figure 3-9. Battery Current, Battery Voltage, Panel Current and Panel Voltage



Figure 3-10 shows the system periodically goes into wait state when the battery current is lower than the limitation value (tested with the electronic load turned off). Input current is almost zero which means the output current is also almost zero, after some cycles of judgement, the system goes into wait state, no PWM is sent by the MCU and output voltage drops.



Figure 3-10. System Current and Voltage When in Wait Mode



4 Design Files

4.1 Schematics

To download the schematics, see the design files at TIDA-010042.

4.2 Bill of Materials

To download the bill of materials (BOM), see the design files at TIDA-010042.

4.3 PCB Layout Recommendations

4.3.1 Loop Inductances

When working with high frequency switching waveforms, loop inductances need to be minimized to keep ringing at a minimum. Loop inductances can arise due to component placement and routing. Place traces along the shortest distance between components and integrate bypass capacitors into the design to maintain signal integrity.

Trace length and placement need to be taken into consideration when routing. Short, straight traces produce the lowest impedance path for the signal and minimize the current loop area, thereby reducing loop inductances present.

Bypass capacitors filter and condition signals before use and place as close to the respective component as possible. Any extraneous trace between the capacitor and component mitigates the effectiveness of the bypass capacitor.



Figure 4-1. Input High Frequency Capacitors Placement





4.3.2 Current Sense Amplifiers

Poor routing of the current-sensing resistor can result in additional resistance between the input pins of the amplifier. Any additional high-current carrying impedance can cause significant measurement errors because the current resistor has a very-low-ohmic value. Use a Kelvin or 4-wire connection to connect to the device input pins. This connection technique makes sure that only the current-sensing resistor impedance is detected between the input pins.



Figure 4-3. INA241 Recommended Layout



4.3.3 Trace Widths

Current capacity, or ampacity, of the trace and the allowable space between traces need to be taken into consideration when selecting traces widths for routing. For a given trace, there is a maximum current it can handle before failure. Injecting currents larger than rated leads to excess heat dissipation and can cause the trace to be destroyed.

This design can handle currents of at least 16A. If designing for higher current systems, trace widths will need to be adjusted accordingly.

4.3.4 Layout Prints

To download the layer plots, see the design files at TIDA-010042.

4.4 Altium Project

To download the Altium Designer[®] project files, see the design files at TIDA-010042.

4.5 Gerber Files

To download the Gerber files, see the design files at TIDA-010042.

4.6 Assembly Drawings

To download the assembly drawings, see the design files at TIDA-010042.

4.7 Software Files

To download the software files, see the design files at TIDA-010042.

5 Related Documentation

- 1. Texas Instruments, Understanding Buck Power Stages in Switchmode Power Supplies Application Note
- 2. Texas Instruments, *High Efficiency, Versatile Bidirectional Power Converter for Energy Storage and DC Home Solutions* Design Guide

5.1 Trademarks

TI E2E[™] are trademarks of Texas Instruments. Altium Designer[®] is a registered trademark of Altium LLC or its affiliated companies. All trademarks are the property of their respective owners.

5.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

6 About the Author

Bowen Ling is a system engineer at Texas Instruments, where he is working in the area of Solar Energy within Energy Infrastructure team.

Andreas Lechner is a Systems Engineer for Energy Infrastructure working in Texas Instruments. Andreas is supporting customers within the Energy Infrastructure sector worldwide. Andreas earned his master's degree from the University of Applied Sciences in Landshut, Germany.

Vsevolod Elantsev is a Systems Engineer for Energy Infrastructure at Texas Instruments Germany. Vsevolod is focusing on power conversion systems. Vsevolod graduated from the South Russian State Technical University, Novocherkassk, Russia, in 2011.



7 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	Changes from Revision B (October 2023) to Revision C (May 2024)	
•	Updated the entire design guide to reflect the change from 2 layers to 4 layers	1

С	Changes from Revision A (January 2019) to Revision B (October 2023)	
•	Updated the entire design guide to reflect the GaN and MSPM0 updates to the reference design	1
•	Updated the <i>Description</i> section	1
•	Updated the Resources section with the latest devices	1
•	Updated the Features section	1
•	Updated the System Design Theory section.	9
•	Updated the Hardware section.	
•	Updated the Testing and Results section	21
•	Updated Section 4.3.2 for the INA241 device	26
•	Changed the current limit in Section 4.3.3 from 20 A to 16 A	27

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated