













CSD18502Q5B

SLPS320B - NOVEMBER 2012-REVISED MAY 2017

# CSD18502Q5B 40 V N-Channel NexFET™ Power MOSFET

### **Features**

- Ultra-Low Qa and Qad
- Low Thermal Resistance
- Avalanche Rated
- Logic Level
- Pb-Free Terminal Plating
- **RoHS Compliant**
- Halogen-Free
- SON 5 mm x 6 mm Plastic Package


### **Applications**

- DC-DC Conversion
- Secondary Side Synchronous Rectifier
- Motor Control

### 3 Description

This 40-V, 1.8-m $\Omega$ , 5 mm × 6 mm NexFET<sup>TM</sup> power MOSFET is designed to minimize losses in power conversion applications.





### R<sub>DS(on)</sub> vs V<sub>GS</sub> $T_C = 25$ °C, $I_D = 30$ A $R_{DS(on)}$ - On-State Resistance $(m\Omega)$ $T_C = 125^{\circ}C$ , $I_D = 30 A$ 6 5 3 2 0 4 6 8 10 12 0 20 V<sub>GS</sub> - Gate-to-Source Voltage (V)

### **Product Summary**

$T_A = 25^\circ$	С	TYPICAL VA	UNIT	
$V_{DS}$	Drain to source voltage	40	>	
$Q_g$	Gate charge total (4.5 V)	25		nC
$Q_{gd}$	Gate charge gate to drain	8.4	nC	
D	Drain to source on resistance	V <sub>GS</sub> = 4.5 V	2.5	mΩ
R <sub>DS(on)</sub>	Diam to source on resistance	V <sub>GS</sub> = 10 V	1.8	mΩ
$V_{GS(th)}$	Threshold voltage	1.8	V	

### Ordering Information(1)

DEVICE	QTY	MEDIA	PACKAGE	SHIP
CSD18502Q5B	2500	13-Inch Reel	SON 5 mm × 6 mm	Tape and
CSD18502Q5BT	250	7-Inch Reel	Plastic Package	Reel


(1) For all available packages, see the orderable addendum at the end of the datasheet.

### **Absolute Maximum Ratings**

T <sub>A</sub> = 2	5°C	VALUE	UNIT	
$V_{DS}$	Drain to source voltage	40	٧	
$V_{GS}$	Gate to source voltage	±20	V	
	Continuous drain current (package limited)	100		
I <sub>D</sub>	Continuous drain current (silicon limited), T <sub>C</sub> = 25°C		Α	
	Continuous drain current <sup>(1)</sup>	26		
$I_{DM}$	Pulsed drain current <sup>(2)</sup>	400	Α	
n	Power dissipation <sup>(1)</sup>	3.2	W	
P <sub>D</sub>	Power dissipation, T <sub>C</sub> = 25°C	156	VV	
TJ	Operating junction temperature	-55 to 150	°C	
T <sub>stg</sub>	Storage temperature	-55 to 150	°C	
E <sub>AS</sub>	Avalanche energy, single pulse $I_D = 88 \text{ A}, L = 0.1 \text{ mH}, R_G = 25 \Omega$	387	mJ	

- (1) Typical  $R_{\theta JA} = 40^{\circ} \text{C/W}$  on a 1 inch² , 2 oz. Cu pad on a 0.06 inch thick FR4 PCB.
- (2) Max R<sub>θJC</sub> = 0.8°C/W, pulse duration ≤100 μs, duty cycle ≤1%

### **Gate Charge**





Т	al	٦l	e	n	F (	C	n	n	te	n	ts

2 3 4	Features       1         Applications       1         Description       1         Revision History       2         Specifications       3	6.3 Trademarks
6	5.1 Electrical Characteristics       3         5.2 Thermal Information       3         5.3 Typical MOSFET Characteristics       4	Information87.1Q5B Package Dimensions87.2Recommended PCB Pattern97.3Recommended Stencil Pattern97.4Q5B Tape and Reel Information10

## **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision A (May 2015) to Revision B	Page
•	Added Receiving Notification of Documentation Updates section.	<mark>7</mark>
•	Changed the dimension between pads 3 and 4 from 0.028 inches: to 0.050 inches in the Recommended PCB	
	Pattern section diagram	9

CI	hanges from Original (November 2012) to Revision A	Page
•	Added part number to title.	
•	Added 7-inch reel to Ordering Information.	1
•	Added power dissipation at T <sub>C</sub> = 25°C to Absolute Maximum Ratings.	1
•	Updated pulsed drain current conditions in Absolute Maximum Ratings.	1
•	Updated Figure 1 to normalized R <sub>0JC</sub> curves.	4
•	Updated SOA in Figure 10.	6
•	Added Community Resources.	8
•	Updated mechanical drawings to show additional dimensions.	8

Product Folder Links: CSD18502Q5B

Submit Documentation Feedback



## 5 Specifications

#### 5.1 Electrical Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 

	PARAMETER	TEST CONDITIONS	MIN 7	ΓΥΡ MA	XX UNIT
STATIC	CHARACTERISTICS		·		
BV <sub>DSS</sub>	Drain to source voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA	40		V
I <sub>DSS</sub>	Drain to source leakage current	$V_{GS} = 0 \text{ V}, V_{DS} = 32 \text{ V}$			1 μΑ
I <sub>GSS</sub>	Gate to source leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 20 V		10	00 nA
V <sub>GS(th)</sub>	Gate to source threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	1.5	1.8 2	2.2 V
D	Drain to acuree an registeres	$V_{GS} = 4.5 \text{ V}, I_D = 30 \text{ A}$		2.5 3	3.3 mΩ
R <sub>DS(on)</sub>	Drain to source on resistance	$V_{GS} = 10 \text{ V}, I_D = 30 \text{ A}$		1.8 2	2.3 mΩ
9 <sub>fs</sub>	Transconductance	V <sub>DS</sub> = 20 V, I <sub>D</sub> = 30 A		143	S
DYNAMI	C CHARACTERISTICS				
C <sub>iss</sub>	Input capacitance		3	900 50	70 pF
C <sub>oss</sub>	Output capacitance	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 20 V, f= 1 MHz		900 11	70 pF
C <sub>rss</sub>	Reverse transfer capacitance			21 :	27 pF
R <sub>G</sub>	Series gate resistance			1.2 2	2.4 Ω
Qg	Gate charge total (4.5 V)			25	33 nC
Qg	Gate charge total (10 V)			52	68 nC
Q <sub>gd</sub>	Gate charge gate to drain	V <sub>DS</sub> = 20 V, I <sub>D</sub> = 30 A		8.4	nC
Q <sub>gs</sub>	Gate charge gate to source		1	10.3	nC
Q <sub>g(th)</sub>	Gate charge at V <sub>th</sub>			6.9	nC
Q <sub>oss</sub>	Output charge	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V		59	nC
t <sub>d(on)</sub>	Turn on delay time			5.3	ns
t <sub>r</sub>	Rise time	$V_{DS} = 20 \text{ V}, V_{GS} = 10 \text{ V},$		6.8	ns
t <sub>d(off)</sub>	Turn off delay time	$I_{DS} = 30 \text{ A}, R_G = 0 \Omega$		23	ns
t <sub>f</sub>	Fall time			4	ns
DIODE C	CHARACTERISTICS				<del></del>
V <sub>SD</sub>	Diode forward voltage	I <sub>SD</sub> = 30 A, V <sub>GS</sub> = 0 V		0.8	1 V
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DS</sub> = 20 V, I <sub>F</sub> = 30 A,		88	nC
t <sub>rr</sub>	Reverse recovery time	di/dt = 300 A/μs		44	ns


### 5.2 Thermal Information

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 


	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\thetaJC}$	Junction-to-case (top of package) thermal resistance (1)			8.0	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance <sup>(1)(2)</sup>			50	°C/W

 $R_{\theta JC}$  is determined with the device mounted on a 1 inch<sup>2</sup> (6.45 cm<sup>2</sup>), 2 oz. (0.071 mm thick) Cu pad on a 1.5 inch × 1.5 inch (3.81 cm × 3.81 cm), 0.06 inch (1.52 mm) thick FR4 PCB.  $R_{\theta JC}$  is specified by design, whereas  $R_{\theta JA}$  is determined by the user's board design. Device mounted on FR4 material with 1 inch<sup>2</sup> (6.45 cm<sup>2</sup>), 2 oz. (0.071 mm thick) Cu.






Max  $R_{\theta JA} = 50^{\circ} C/W$  when mounted on 1 inch² (6.45 cm²) of 2 oz. (0.071 mm thick) Cu.



Max  $R_{\theta JA} = 125^{\circ}\text{C/W}$  when mounted on a minimum pad area of 2 oz. (0.071 mm thick) Cu.

### 5.3 Typical MOSFET Characteristics


(T<sub>A</sub> = 25°C unless otherwise stated)



Submit Documentation Feedback



### **Typical MOSFET Characteristics (continued)**






Figure 2. Saturation Characteristics





Figure 3. Transfer Characteristics






Figure 6. Threshold Voltage vs Temperature

 $I_D = 250 \, \mu A$ 




Figure 5. Capacitance





Figure 7. On-State Resistance vs Gate-to-Source Voltage



### **Typical MOSFET Characteristics (continued)**

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 







Figure 8. Normalized On-State Resistance vs Temperature








Figure 10. Maximum Safe Operating Area

Figure 11. Single Pulse Unclamped Inductive Switching




Figure 12. Maximum Drain Current vs Temperature

Submit Documentation Feedback



### 6 Device and Documentation Support

### 6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 6.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 6.3 Trademarks

NexFET, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 6.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 6.5 Glossary

SLYZ022 — TI Glossary.


This glossary lists and explains terms, acronyms, and definitions.

Product Folder Links: CSD18502Q5B



## 7 Mechanical, Packaging, and Orderable Information

## 7.1 Q5B Package Dimensions




DIM	MILLIMETERS						
DIM	MIN	NOM	MAX				
A	0.95	1.00	1.05				
b	0.36	0.41	0.46				
С	0.15	0.20	0.25				
c1	0.15	0.20	0.25				
c2	0.20	0.25	0.30				
D1	4.90	5.00	5.10				
D2	4.12	4.22	4.32				
d	0.20	0.25	0.30				
E	4.90	5.00	5.10				
E1	5.90	6.00	6.10				
E2	3.48	3.58	3.68				
е		1.27 TYP					
L	0.46	0.56	0.66				
θ	0°	_	_				
К		1.40 TYP					

Product Folder Links: CSD18502Q5B

Submit Documentation Feedback




### 7.2 Recommended PCB Pattern



For recommended circuit layout for PCB designs, see *Reducing Ringing Through PCB Layout Techniques* (SLPA005).

### 7.3 Recommended Stencil Pattern




Copyright © 2012–2017, Texas Instruments Incorporated

Submit Documentation Feedback



### 7.4 Q5B Tape and Reel Information



### Notes:

- 1. 10-sprocket hole-pitch cumulative tolerance ±0.2
- 2. Camber not to exceed 1 mm in 100 mm, noncumulative over 250 mm
- 3. Material: black static-dissipative polystyrene
- 4. All dimensions are in mm (unless otherwise specified)
- 5. A0 and B0 measured on a plane 0.3 mm above the bottom of the pocket

Submit Documentation Feedback



## **PACKAGE OPTION ADDENDUM**

10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CSD18502Q5B	ACTIVE	VSON-CLIP	DNK	8	2500	RoHS-Exempt & Green	NIPDAU   SN	Level-1-260C-UNLIM		CSD18502	Samples
CSD18502Q5BT	ACTIVE	VSON-CLIP	DNK	8	250	RoHS-Exempt & Green	NIPDAU   SN	Level-1-260C-UNLIM	-55 to 150	CSD18502	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 20-Feb-2024

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	` ,	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD18502Q5B	VSON- CLIP	DNK	8	2500	330.0	12.4	6.3	5.3	1.2	8.0	12.0	Q1
CSD18502Q5BT	VSON- CLIP	DNK	8	250	180.0	12.4	6.3	5.3	1.2	8.0	12.0	Q1

www.ti.com 20-Feb-2024



### \*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	CSD18502Q5B	VSON-CLIP	DNK	8	2500	346.0	346.0	33.0
İ	CSD18502Q5BT	VSON-CLIP	DNK	8	250	182.0	182.0	20.0

### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated