

- **Qualified for Automotive Applications**
- C-Stable Amplifier Drives Any Capacitive Load
- **High Speed**
 - 165 MHz Bandwidth (-3 dB); $C_L = 0$ pF
 - 100 MHz Bandwidth (-3 dB); $C_L = 100 pF$
 - 35 MHz Bandwidth (-3 dB); C_L = 1000 pF
 - 400 V/us Slew Rate
- **Unity Gain Stable**
- High Output Drive, $I_O = 100 \text{ mA (typ)}$
- **Low Distortion**
 - THD = -75 dBc (f = 1 MHz, R_1 = 150 Ω)
 - THD = -89 dBc (f = 1 MHz, R_L = 1 k Ω)
- **Wide Range of Power Supplies**
 - V_{CC} = ± 5 V to ± 15 V
- **Evaluation Module Available**

description/ordering information

The THS4041 is a single, high-speed voltage feedback amplifier capable of driving any capacitive load. This makes it ideal for a wide range of applications including driving video lines or buffering ADCs. The device features high 165-MHz bandwidth and 400-V/ μ s slew rate. The THS4041 is stable at all



OUTPUT AMPLITUDE



gains for both inverting and noninverting configurations. For video applications, the THS4041 offers excellent video performance with 0.01% differential gain error and 0.01° differential phase error. This amplifier can drive up to 100 mA into a 20- Ω load and operate off power supplies ranging from ± 5 V to ± 15 V.

ORDERING INFORMATION[†]

TA	NUMBER OF CHANNELS	PACKA	.GE [‡]	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	1	SOIC (D)	Tape and Reel	THS4041IDRQ1	4041Q1

[†] For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.



CAUTION: The THS4041 provides ESD protection circuitry. However, permanent damage can still occur if this device is subjected to high-energy electrostatic discharges. Proper ESD precautions are recommended to avoid any performance degradation or loss of functionality.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Insruments Incorporated.



[‡]Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.

functional block diagram




Figure 1. THS4041 - Single Channel

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V _{CC}	
Output current, I _O	
Differential input voltage, V _{IO}	±4 V
Maximum junction temperature, T _J (see Figure 2)	150°C
Package thermal impedance, θ _{JA} (see Note 1)	215°C/W
Operating free-air temperature, T _A : I-suffix	\dots -40°C to 85°C
Storage temperature, T _{stq}	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 3 seconds	300°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This data was taken using the JEDEC standard Low-K test PCB. For the JEDEC proposed High-K test PCB, the θJA is 126°C/W.




Figure 2. Estimated Wirebond Life



recommended operating conditions

		MIN	NOM MAX	UNIT
Complements on M. and M.	Dual supply	±4.5	±16	
Supply voltage, V _{CC+} and V _{CC-}	Single supply	9	32	\ \ \
Operating free-air temperature, TA	I-suffix	-40	85	°C

electrical characteristics at T_A = 25°C, V_{CC} = ± 15 V, R_L = 150 Ω (unless otherwise noted)

dynamic performance

	PARAMETER	TES	T CONDITIONS†		MIN TYP	MAX	UNIT	
		$V_{CC} = \pm 15 \text{ V}$	$R_f = 200 \Omega$		165			
	Dynamic performance small-signal bandwidth	V _{CC} = ±5 V	$R_f = 200 \Omega$	Gain = 1	150		MHz	
	(–3 dB)	$V_{CC} = \pm 15 \text{ V}$	$R_f = 1.3 \text{ k}\Omega$	Coin 0	60		MHz	
BW		V _{CC} = ±5 V	$R_f = 1.3 \text{ k}\Omega$	Gain = 2	60		IVIHZ	
BVV	Pandwidth for 0.1 dP flatness	V _{CC} = ±15 V	$R_f = 200 \Omega$	Coin 1	45			
	Bandwidth for 0.1 dB flatness	$V_{CC} = \pm 5 \text{ V}$	$R_f = 200 \Omega$	Gain = 1	45		MHz	
	Full manuar has duridah 8	$V_{O(pp)} = 20 \text{ V},$	$V_{CC} = \pm 15 \text{ V}$		6.3		MHz	
	Full power bandwidth§	$V_{O(pp)} = 5 V$	$V_{CC} = \pm 5 \text{ V}$		20			
SR	Slew rate‡	$V_{CC} = \pm 15 \text{ V},$	20-V step,	Gain = 5	400		\// -	
δK	Siew rate+	$V_{CC} = \pm 5 \text{ V},$	5-V step,	Gain = −1	325		V/μs	
	Cattling time to 0.40/	$V_{CC} = \pm 15 \text{ V},$	5-V step	Coin 4	120		ns	
	Settling time to 0.1%	$V_{CC} = \pm 5 \text{ V},$	2-V step	Gain = -1	120			
t _S	Cattling time to 0.049/	$V_{CC} = \pm 15 \text{ V},$	5-V step	Coin 4	250		ns	
	Settling time to 0.01%	$V_{CC} = \pm 5 \text{ V},$	2-V step	Gain = -1	280			

[†] Full range = -40° C to 85° C for I suffix

noise/distortion performance

	PARAMETER	TEST	CONDITIONS		MIN TYP	MAX	UNIT
			V 145 V	R _L = 150 Ω	-75	;	
T. 15	Total harmonic distortion	V _{O(pp)} = 2 V, f = 1 MHz, Gain = 2	$V_{CC} = \pm 15 \text{ V}$	$R_L = 1 \text{ k}\Omega$	-89)	JD.
THD		f = 1 MHz, Gain = 2		$R_L = 150 \Omega$	-75	;	dBc
			$V_{CC} = \pm 5 \text{ V}$	$R_L = 1 k\Omega$	-86	;	
Vn	Input voltage noise	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	f = 10 kHz		14		nV/√ Hz
In	Input current noise	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	f = 10 kHz		0.9	1	pA/√Hz
	Differential rain arms	Gain = 2,	NTSC,	$V_{CC} = \pm 15 \text{ V}$	0.01%)	
	Differential gain error	40 IRE modulation,	±100 IRE ramp	V _{CC} = ±5 V	0.01%)	
	Differential phase error	Gain = 2,	NTSC,	$V_{CC} = \pm 15 \text{ V}$	0.01	,	
	Differential priase effor	40 IRE modulation,	±100 IRE ramp	$V_{CC} = \pm 5 \text{ V}$	0.02	,	

[†] Full range = -40° C to 85° C for I suffix



[‡] Slew rate is measured from an output level range of 25% to 75%. § Full power bandwidth = slew rate / 2 π V_O(Peak).

THS4041-Q1 165-MHz C-STABLE HIGH-SPEED AMPLIFIER

SGLS229B - FEBRUARY 2004 - REVISED JUNE 2008

electrical characteristics at T_A = 25°C, V_{CC} = \pm 15 V, R_L = 150 Ω (unless otherwise noted) (continued) dc performance

	PARAMETER	TEST CONDITION	ons†	MIN	TYP	MAX	UNIT
		$V_{CC} = \pm 15 \text{ V}, \qquad V_{O} = \pm 10 \text{ V}$	T _A = 25°C	74	80		
	On an lann main	$R_L = 1 k \Omega$	T _A = full range	69			-ID
	Open loop gain	$V_{CC} = \pm 5 \text{ V}, \qquad V_{O} = \pm 2.5 \text{ V}$	$T_{A} = 25^{\circ}C$	69	76		dB
		$R_L = 250 \Omega$	T _A = full range	66			
.,	land effect with an	V 15V 145V	T _A = 25°C		2.5	10	>/
Vos	Input offset voltage	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	T _A = full range			13	mV
	Offset voltage drift	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	T _A = full range		10		μV/°C
		V .5V .45V	T _A = 25°C		2.5	6	
IB	Input bias current	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	T _A = full range			8	μΑ
	hand effect coment	V 15V 145V	T _A = 25°C		35	250	A
los	Input offset current	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	T _A = full range			400	nA
	Offset current drift	T _A = full range			0.3		nA/°C

[†]Full range = -40°C to 85°C for I suffix

input characteristics

	PARAMETER	Т	EST CONDITIONS	T	MIN	TYP	MAX	UNIT
.,	O	$V_{CC} = \pm 15 \text{ V}$			±13.8	±14.3		
VICR	Common-mode input voltage range	$V_{CC} = \pm 5 \text{ V}$	±3.8	±4.3		V		
01100		$V_{CC} = \pm 15 \text{ V},$	$V_{ICR} = \pm 12 V$	-	70	90		dB
CMRR	Common mode rejection ratio	$V_{CC} = \pm 5 V$,	$V_{ICR} = \pm 2.5 V$	$T_A = full range$	80	100		
rį	Input resistance					1		$M\Omega$
Ci	Input capacitance					1.5		pF

[†]Full range = -40°C to 85°C for I suffix



SGLS229B - FEBRUARY 2004 - REVISED JUNE 2008

electrical characteristics at T_A = 25°C, V_{CC} = ± 15 V, R_L = 150 Ω (unless otherwise noted) (continued) output characteristics

	PARAMETER	TEST CONDITIONS	TEST CONDITIONS†				UNIT
		V _{CC} = ±15 V	$R_L = 250 \Omega$	±11.5	±13		٧
\	Output voltage swing	V _{CC} = ±5 V	$R_L = 150 \Omega$	±3.2	±3.5		V
VO		V _{CC} = ±15 V	D 410	±13	±13.6		
		V _{CC} = ±5 V	$R_L = 1 k\Omega$	±3.5	±3.8		V
	O	V _{CC} = ±15 V	D 00 0	80	100		
lo	Output current‡	V _{CC} = ±5 V	$R_L = 20 \Omega$	50	65		mA
I _{SC}	Short-circuit current [‡]	V _{CC} = ±15 V			150		mA
RO	Output resistance	Open loop			13		Ω

[†] Full range = -40°C to 85°C for I suffix


power supply

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
.,	Owner beautiful and a second from the second	Dual supply		±4.5		±16.5	.,
VCC	Supply voltage operating range Single supply					33	V
		V .45.V	T _A = 25°C		8	9.5	
l.	0 1 (1 (1 (1 (1 (1 (1 (1 (1 (1 (1 (1 (1 ($V_{CC} = \pm 15 \text{ V}$	T _A = full range			11	
Icc	Supply current (per amplifier)	.5.7	T _A = 25°C		7	8.5	mA
		$V_{CC} = \pm 5 V$	T _A = full range			10	
DODD	December of the section of the secti	V 15V 22145V	T _A = 25°C	75	84		-ID
PSRR	Power supply rejection ratio	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	T _A = full range	70			dB

[†] Full range = -40°C to 85°C for I suffix



[‡] Observe power dissipation ratings to keep the junction temperature below the absolute maximum rating when the output is heavily loaded or shorted. See the *absolute maximum ratings* section of this data sheet for more information.





f – Frequency – Hz


Figure 9


f - Frequency - Hz

Figure 10


f - Frequency - Hz

Figure 11



























5-V STEP RESPONSE




Figure 61

theory of operation

The THS404x is a high-speed, operational amplifier configured in a voltage feedback architecture. It is built using a 30-V, dielectrically isolated, complementary bipolar process with NPN and PNP transistors possessing f_{TS} of several GHz. This results in an exceptionally high performance amplifier that has a wide bandwidth, high slew rate, fast settling time, and low distortion. A simplified schematic is shown in Figure 62.




Figure 62. THS4041 Simplified Schematic

noise calculations and noise figure

Noise can cause errors on small signals. This is especially true when amplifying small signals, where signal-to-noise ration (SNR) is important. The noise model for the THS404x is shown in Figure 63. This model includes all of the noise sources as follows:

- $e_n = \text{Amplifier internal voltage noise } (nV/\sqrt{Hz})$
- IN+ = Noninverting current noise (pA/ $\sqrt{\text{Hz}}$)
- IN- = Inverting current noise (pA/ \sqrt{Hz})
- e_{Rx} = Thermal voltage noise associated with each resistor (e_{Rx} = 4 kTR_x)



noise calculations and noise figure (continued)




Figure 63. Noise Model

The total equivalent input noise density (e_{ni}) is calculated by using the following equation:

$$\mathbf{e}_{ni} = \sqrt{\left(\mathbf{e}_{n}\right)^{2} + \left(\mathsf{IN} + \times \mathsf{R}_{S}\right)^{2} + \left(\mathsf{IN} - \times \left(\mathsf{R}_{F} \parallel \mathsf{R}_{G}\right)\right)^{2} + 4 \, \mathsf{kTR}_{S} + 4 \, \mathsf{kT}\left(\mathsf{R}_{F} \parallel \mathsf{R}_{G}\right)}}$$

Where:

 $k = Boltzmann's constant = 1.380658 \times 10^{-23}$

T = Temperature in degrees Kelvin (273 $+^{\circ}$ C)

 $R_F \parallel R_G = Parallel resistance of R_F and R_G$

To get the equivalent output noise of the amplifier, just multiply the equivalent input noise density (e_{ni}) by the overall amplifier gain (A_{V}) .

$$e_{no} = e_{ni} A_V = e_{ni} \left(1 + \frac{R_F}{R_G} \right)$$
 (noninverting case)

As the previous equations show, to keep noise at a minimum, small value resistors should be used. As the closed-loop gain is increased (by reducing R_G), the input noise is reduced considerably because of the parallel resistance term. This leads to the general conclusion that the most dominant noise sources are the source resistor (R_S) and the internal amplifier noise voltage (e_n). Because noise is summed in a root-mean-squares method, noise sources smaller than 25% of the largest noise source can be effectively ignored. This can greatly simplify the formula and make noise calculations much easier to calculate.

For more information on noise analysis, see the *Noise Analysis* section in the *Operational Amplifier Circuits Applications Report* (literature number SLVA043).



noise calculations and noise figure (continued)

This brings up another noise measurement usually preferred in RF applications, the noise figure (NF). The noise figure is a measure of noise degradation caused by the amplifier. The value of the source resistance must be defined and is typically 50 Ω in RF applications.

$$NF = 10log \left[\frac{e_{ni}^{2}}{\left(e_{Rs}\right)^{2}} \right]$$

Because the dominant noise components are generally the source resistance and the internal amplifier noise voltage, we can approximate noise figure as:

$$NF = 10log \left[1 + \frac{\left(\left(e_n \right)^2 + \left(IN + \times R_S \right)^2 \right)}{4 \text{ kTR}_S} \right]$$

Figure 64 shows the noise figure graph for the THS404x.

NOISE FIGURE




Figure 64.

driving a capacitive load

Driving capacitive loads with high performance amplifiers is not a problem as long as certain precautions are taken. The first is to realize that the THS404x has been internally compensated to maximize its bandwidth and slew rate performance. Typically when the amplifier is compensated in this manner, capacitive loading directly on the output will decrease the device's phase margin, leading to high frequency ringing or oscillations. However, the THS404x has added internal circuitry that senses a capacitive load and adds extra compensation to the internal dominant pole. As the capacitive load increases, the amplifier remains stable. But, it is not uncommon to see a small amount of peaking in the frequency response. There are typically two ways to compensate for this. The first is to simply increase the gain of the amplifier. This helps by increasing the phase margin to keep peaking minimized. The second is to place an isolation resistor in series with the output of the amplifier, as shown in Figure 65. A minimum value of $20~\Omega$ should work well for most applications. For example, in $75-\Omega$ transmission systems, setting the series resistor value to $75~\Omega$ both isolates any capacitance loading and provides the proper line impedance matching at the source end. For more information about driving capacitive loads, see the *Output Resistance and Capacitance* section of the *Parasitic Capacitance in Op Amp Circuits Application Report* (literature number SLOA013).




Figure 65. Driving a Capacitive Load for Extra Stability

offset nulling

The THS404x has low input offset voltage for a high-speed amplifier. However, if additional correction is required, an offset nulling function has been provided on the THS4041. The input offset can be adjusted by placing a potentiometer between terminals 1 and 8 of the device and tying the wiper to the negative supply. This is shown in Figure 66.




Figure 66. Offset Nulling Schematic



offset voltage

The output offset voltage, (V_{OO}) is the sum of the input offset voltage (V_{IO}) and both input bias currents (I_{IB}) times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:




Figure 67. Output Offset Voltage Model

optimizing unity gain response

Internal frequency compensation of the THS404x was selected to provide very wideband performance yet still maintain stability when operated in a noninverting unity gain configuration. When amplifiers are compensated in this manner there is usually peaking in the closed loop response and some ringing in the step response for fast input edges, depending upon the application. This is because a minimum phase margin is maintained for the G=+1 configuration. For optimum settling time and minimum ringing, a feedback resistor of 200 Ω should be used as shown in Figure 68. Additional capacitance can also be used in parallel with the feedback resistance if even finer optimization is required.




Figure 68. Noninverting, Unity Gain Schematic

SGLS229B - FEBRUARY 2004 - REVISED JUNE 2008

APPLICATION INFORMATION

circuit layout considerations

To achieve the levels of high frequency performance of the THS404x, follow proper printed-circuit board high frequency design techniques. A general set of guidelines is given below. In addition, a THS404x evaluation board is available to use as a guide for layout or for evaluating the device performance.

- Ground planes It is highly recommended that a ground plane be used on the board to provide all
 components with a low inductive ground connection. However, in the areas of the amplifier inputs and
 output, the ground plane can be removed to minimize the stray capacitance.
- Proper power supply decoupling Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.
- Sockets Sockets are not recommended for high-speed operational amplifiers. The additional lead inductance in the socket pins often leads to stability problems. Surface-mount packages soldered directly to the printed-circuit board is the best implementation.
- Short trace runs/compact part placements Optimum high frequency performance is achieved when stray series inductance has been minimized. To realize this, the circuit layout should be made as compact as possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the amplifier. Its length should be kept as short as possible. This helps to minimize stray capacitance at the input of the amplifier.
- Surface-mount passive components Using surface-mount passive components is recommended for high
 frequency amplifier circuits for several reasons. First, because of the extremely low lead inductance of
 surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small
 size of surface-mount components naturally leads to a more compact layout, thereby minimizing both stray
 inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be
 kept as short as possible.



evaluation board

An evaluation board is available for the THS4041 (literature number SLOP219). This board has been configured for very low parasitic capacitance in order to realize the full performance of the amplifier. A schematic of the evaluation board is shown in Figure 69. The circuitry has been designed so that the amplifier may be used in either an inverting or noninverting configuration. For more information, see the *THS4041 EVM User's Guide*. To order the evaluation board, contact your local Texas Instruments sales office or distributor.




Figure 69. THS4041 Evaluation Board

www.ti.com 23-Apr-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
THS4041IDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	4041Q1	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF THS4041-Q1:

PACKAGE OPTION ADDENDUM

www.ti.com 23-Apr-2022

● Catalog : THS4041


NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Dec-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	_	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS4041IDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Dec-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THS4041IDRQ1	SOIC	D	8	2500	350.0	350.0	43.0



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated