

SLPS298A - MAY 2012 - REVISED MAY 2012

N-Channel NexFET™ Power MOSFET

Check for Samples: CSD13303W1015

FEATURES

- Ultra Low on Resistance
- Ultra Low Qg and Qgd
- Small Footprint
- · Low Profile 0.62 mm Height
- Pb Free
- RoHS Compliant
- Halogen Free
- CSP 1 x 1.5 mm Wafer Level Package


APPLICATIONS

- Battery Management
- Load Switch
- Battery Protection

DESCRIPTION

The device has been designed to deliver the lowest on resistance and gate charge in the smallest outline possible with excellent thermal characteristics in an ultra low profile.

Top View



$R_{DS(ON)}$ vs V_{GS} 50 $T_C = 25^{\circ}C$ Id = 1.5A $\mathsf{R}_{\mathsf{DS}(\mathsf{on})}$ - On-State Resistance - $\mathsf{m}\Omega$ 45 $T_C = 125^{\circ}C \text{ Id} = 1.5A$ $T_C = 25^{\circ}C$ Id = 3.5A 40 $T_C = 125^{\circ}C \text{ Id} = 3.5A$ 35 30 25 20 15 10 5 0 0 2 3 4 5 8 V_{GS} - Gate-to- Source Voltage - V

PRODUCT SUMMARY

T _A = 25°	C unless otherwise stated	TYPICAL VA	UNIT			
V _{DS}	Drain to Source Voltage 12					
Qg	Gate Charge Total (4.5V) 3.9					
Q_{gd}	Gate Charge Gate to Drain	0.4	nC			
В	Drain to Source On Resistance	V _{GS} = 2.5V	18	mΩ		
R _{DS(on)}	Drain to Source On Resistance	$V_{GS} = 4.5V$	_{GS} = 4.5V 16			
V _{GS(th)}	Voltage Threshold		V			


ORDERING INFORMATION

Device	Package	Media	Qty	Ship
CSD13303W1015	1 x 1.5 Wafer Level Package	7-inch reel	3000	Tape and Reel

ABSOLUTE MAXIMUM RATINGS

T _A = 2	5°C unless otherwise stated	VALUE	UNIT		
V_{DS}	Drain to Source Voltage	12	V		
V_{GS}	Gate to Source Voltage	±8	V		
I _D	Continuous Drain Current, T _C = 25°C ⁽¹⁾	3.5	Α		
I_{DM}	Pulsed Drain Current, T _A = 25°C ⁽²⁾	31	Α		
P _D	Power Dissipation ⁽¹⁾ 1.65				
T _{STG}	Storage Temperature Range	FF to 150	°C		
TJ	Operating Junction Temperature Range	n Temperature Range –55 to 150			

- (1) Typical $R_{\theta JA} = 75.7^{\circ} \text{C/W}$ on 1in^2 Cu (2 oz.) on 0.060" thick FR4 PCB.
- (2) Pulse width ≤1ms, duty cycle ≤2%



A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ELECTRICAL CHARACTERISTICS

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Static C	haracteristics		,		'	
BV _{DSS}	Drain to Source Voltage	$V_{GS} = 0V, I_D = 250\mu A$	12			V
I _{DSS}	Drain to Source Leakage Current	$V_{GS} = 0V, V_{DS} = 9.6V$			1	μΑ
I _{GSS}	Gate to Source Leakage Current	$V_{DS} = 0V, V_{GS} = +8V$			100	nA
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	0.65	0.85	1.2	V
	Dunin to Course On Bonistones	V _{GS} = 2.5V, I _D = 1.5A		18	23	mΩ
R _{DS(on)}	Drain to Source On Resistance	V _{GS} = 4.5V, I _D = 1.5A		16	20	mΩ
9 _{fs}	Transconductance	$V_{DS} = 6V, I_{D} = 1.5A$		14		S
Dynamic	c Characteristics		•		,	
C _{ISS}	Input Capacitance			550	715	pF
Coss	Output Capacitance	$V_{GS} = 0V, V_{DS} = 6V, f = 1MHz$		400	480	pF
C _{RSS}	Reverse Transfer Capacitance			29	36	pF
R _g				3	4.6	Ω
Qg	Gate Charge Total (4.5V)			3.9	4.7	nC
Q _{gd}	Gate Charge Gate to Drain	V 6V 1 4.5A		0.4		nC
Q _{gs}	Gate Charge Gate to Source	$V_{DS} = 6V, I_{D} = 1.5A$		1		nC
Q _{g(th)}	Gate Charge at Vth			0.6		nC
Q _{OSS}	Output Charge	$V_{DS} = 6V$, $V_{GS} = 0V$		4.9		nC
t _{d(on)}	Turn On Delay Time			4.6		ns
t _r	Rise Time	$V_{DS} = 6V, V_{GS} = 4.5V, I_{D} = 1.5A$		10		ns
t _{d(off)}	Turn Off Delay Time	$R_G = 4\Omega$		14.7		ns
t _f	Fall Time			3.2		ns
Diode C	haracteristics		•		'	
V_{SD}	Diode Forward Voltage	I _S = 1.5A, V _{GS} = 0V		0.7	1	V
Q _{rr}	Reverse Recovery Charge	V CV I 4.54 didt 2004/		14		nC
t _{rr}	Reverse Recovery Time	$V_{DS} = 6V, I_F = 1.5A, di/dt = 200A/\mu s$		38.7		ns

THERMAL CHARACTERISTICS


 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$

	PARAMETER	MIN	TYP	MAX	UNIT
R _{θJA}	Thermal Resistance Junction to Ambient (Minimum Cu area)			295.5	°C/W
	Thermal Resistance Junction to Ambient (1 in ² Cu area)			94.6	°C/W





Max $R_{\theta JA} = 94.6^{\circ}$ C/W when mounted on 1 inch² of 2 oz. Cu.



Max $R_{\theta JA} = 295.5^{\circ} C/W$ when mounted on minimum pad area of 2 oz. Cu.

TYPICAL MOSFET CHARACTERISTICS

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$




Figure 1. Transient Thermal Impedance



TYPICAL MOSFET CHARACTERISTICS (continued)

$(T_A = 25$ °C unless otherwise stated)




Figure 2. Saturation Characteristics





Figure 3. Transfer Characteristics



V_{GS(th)} - Threshold Voltage - V 0.8 0.6 0.4 0.2

25

 $I_D = 250uA$

T_C - Case Temperature - °C Figure 6. Threshold Voltage vs. Temperature

75

125

175




Figure 5. Capacitance




Figure 7. On Resistance vs. Gate Voltage

-25

1.4

1.2

1

0 **L** -75



TYPICAL MOSFET CHARACTERISTICS (continued)

$(T_A = 25$ °C unless otherwise stated)




Figure 8. Normalized On Resistance vs. Temperature




Figure 9. Typical Diode Forward Voltage




Figure 10. Maximum Safe Operating Area




Figure 11. Maximum Drain Current vs. Temperature






Figure 12. On Resistance vs. Temperature



MECHANICAL DATA

CSD13303W1015 Package Dimensions





Front View


NOTE: All dimensions are in mm (unless otherwise specified)

Pinout

POSITION	DESIGNATION
C2, B2	Source
A2	Gate
A1, B1, C1	Drain





Land Pattern Recommendation




NOTE: All dimensions are in mm (unless otherwise specified)

Tape and Reel Information







NOTE: All dimensions are in mm (unless otherwise specified)

M0159-01

SLPS298A - MAY 2012 - REVISED MAY 2012



REVISION HISTORY

Changes from Original (May 2012) to Revision A					
•	Changed the Tape and Reel Information section		7		



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
CSD13303W1015	ACTIVE	DSBGA	YZC	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-55 to 150	13303	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated