

4096 × 18 DSP-SYNC™ FIRST-IN, FIRST-OUT MEMORY

Check for Samples: SN74V245-EP

FEATURES

- 4096 × 18-Bit Organization Array
- 7.5-ns Read and Write Cycle Time
- 3.3-V VCC, 5-V Input Tolerant
- First-Word or Standard Fall-Through Timing
- Single or Double Register-Buffered Empty and **Full Flags**
- Easily Expandable in Depth and Width
- **Asynchronous or Coincident Read and Write** Clocks
- **Asynchronous or Synchronous Programmable** Almost-Empty and Almost-Full Flags With **Default Settings**
- Half-Full Flag Capability
- Output Enable Puts Output Data Bus in High-Impedance State
- **High-Performance Submicron CMOS Technology**
- **DSP and Microprocessor Interface Control** Logic

- **Provide a DSP Glueless Interface to Texas** Instruments TMS320™ DSPs
- Packaged in 64-Pin Thin Quad Flat Package

SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- **Controlled Baseline**
- One Assembly and Test Site
- One Fabrication Site
- Available in Military (-55°C to 125°C) **Temperature Range**
- **Extended Product Life Cycle**
- **Extended Product-Change Notification**
- **Product Traceability**

DESCRIPTION/ORDERING INFORMATION

The SN74V245 is a very high-speed, low-power CMOS clocked first-in first-out (FIFO) memory. It supports clock frequencies up to 133 MHz and has read-access times as fast as 5 ns. This DSP-Sync FIFO memory features read and write controls for use in applications such as DSP-to-processor communication, DSP-to-analog front end (AFE) buffering, network, video, and data communications.

The SN74V245 is a synchronous FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple interface between DSPs, microprocessors, and/or buses controlled by a synchronous interface. An output-enable (OE) input controls the 3-state output.

The synchronous FIFO has two fixed flags, empty flag/output ready (EF/OR) and full flag/input ready (FF/IR), and two programmable flags, almost-empty (PAE) and almost-full (PAF). The offset loading of the programmable flags is controlled by a simple state machine, and is initiated by asserting the load pin (\overline{LD}) . A half-full flag (\overline{HF}) is available when the FIFO is used in a single-device configuration.

Two timing modes of operation are possible with the SN74V245: first-word fall-through (FWFT) mode and standard mode.

In FWFT mode, the first word written to an empty FIFO is clocked directly to the data output lines after three transitions of the RCLK signal. A read enable (REN) does not have to be asserted for accessing the first word.

In standard mode, the first word written to an empty FIFO does not appear on the data output lines unless a specific read operation is performed. A read operation, which consists of activating REN and enabling a rising RCLK edge, shifts the word from internal memory to the data output lines.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. DSP-SYNC, TMS320 are trademarks of Texas Instruments.



The SN74V245 is depth expandable, using a daisy-chain technique or \overline{FWFT} mode. The \overline{XI} and \overline{XO} pins are used to expand the FIFOs. In depth-expansion configuration, first load (\overline{FL}) is grounded on the first device and set to high for all other devices in the daisy chain.

The SN74V245 is characterized for operation from -55°C to 125°C.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION(1)

TJ	PACKAGE	ORDERABLE PART NUMBER	TOP-SIDE MARKING	VID NUMBER
-55°C to 125°C	64-pin TQFP (PAG)	SN74V245-15PAGEP	V245-15EP	V62/13606-01XE

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.


FUNCTIONAL BLOCK DIAGRAM





DEVICE INFORMATION

PAG PACKAGE (TOP VIEW)



TERMINAL FUNCTIONS

	TERMINAL FUNCTIONS						
	TERMINAL	1/0	DESCRIPTION				
NAME	NO.	1/0	DESCRIPTION				
D0-D17	1-16, 63, 64	I	Data inputs. Data inputs for an 18-bit bus.				
EF/OR	54	0	Memory-empty/valid-data-available flag. In the standard mode, the $\overline{\text{EF}}$ function is selected. $\overline{\text{EF}}$ indicates whether the FIFO memory is empty. In FWFT mode, the $\overline{\text{OR}}$ function is selected. $\overline{\text{OR}}$ indicates whether there is valid data available at the outputs.				
FF/IR	25	0	Memory-full/space-available flag. In the standard mode, the FF function is selected. FF indicates whether the FIFO memory is full. In the FWFT mode, the IR function is selected. IR indicates whether there is space available for writing to the FIFO memory.				
FL	18	I	Mode selection. In the single-device or width-expansion configuration, \overline{FL} , together with \overline{WXI} and \overline{RXI} , determines if the mode is standard mode or first-word fall-through (FWFT) mode, as well as whether the $\overline{PAE/PAF}$ flags are synchronous or asynchronous (see Table 5). In the daisy-chain depth-expansion configuration, \overline{FL} is grounded on the first device (first-load device) and set to high for all other devices in the daisy chain.				
GND	30, 35, 40, 46, 51, 55, 62		Ground				
LD	59	I	Read/write control. When $\overline{\text{LD}}$ is low, data on the inputs D0–D11 is written to the offset and depth registers on the low-to-high transition of the WCLK, when $\overline{\text{WEN}}$ is low. When $\overline{\text{LD}}$ is low, data on the outputs Q0–Q11 is read from the offset and depth registers on the low-to-high transition of RCLK when $\overline{\text{REN}}$ is low.				
ŌĒ	58	I	Output enable. When $\overline{\text{OE}}$ is low, the data output bus is active. If $\overline{\text{OE}}$ is high, the output data bus is in the high-impedance state.				
PAE	17	0	Programable almost-empty flag. When \overline{PAE} is low, the FIFO is almost empty, based on the offset programmed into the FIFO. The default offset at reset is 127 from empty.				
PAF	23	0	Programable almost-full flag. When \overline{PAF} is low, the FIFO is almost full, based on the offset programmed into the FIFO. The default offset at reset is 127 from full.				

Copyright © 2012–2013, Texas Instruments Incorporated



TERMINAL FUNCTIONS (continued)

	TERMINAL		
NAME	NO.	I/O	DESCRIPTION
Q0-Q17	28, 29, 31, 32, 34, 36–39, 41, 42, 44, 45, 47, 48, 50, 52, 53	0	Data outputs. Data outputs for an 18-bit bus.
RCLK	61	I	Read clock. When REN is low, data is read from the FIFO on a low-to-high transition of RCLK, if the FIFO is not empty.
REN	60	I	Read enable. When $\overline{\text{REN}}$ is low, data is read from the FIFO on every low-to-high transition of RCLK. When $\overline{\text{REN}}$ is high, the output register holds the previous data. Data is not read from the FIFO if $\overline{\text{EF}}$ is low.
RS	57	I	Reset. When \overline{RS} is set low, internal read and write pointers are set to the first location of the RAM array, \overline{FF} and \overline{PAF} go high, and \overline{PAE} and \overline{EF} go low. A reset is required before an initial write after power up.
RXI	24	I	Read expansion. In the single-device or width-expansion configuration, \overline{RXI} , together with \overline{FL} and \overline{WXI} , determines if the mode is standard mode or FWFT mode, as well as whether the $\overline{PAE/PAF}$ flags are synchronous or asynchronous (see Table 5). In the daisy-chain depth-expansion configuration, \overline{RXI} is connected to \overline{RXO} (read expansion out) of the previous device.
RXO	27	0	Last-location-read flag. In the depth-expansion configuration, a pulse is sent from $\overline{\text{RXO}}$ to $\overline{\text{RXI}}$ of the next device when the last location in the FIFO is read.
V _{CC}	22, 33, 43, 49, 56		Supply voltage. +3.3-V power-supply pins.
WCLK	19	1	Write clock. When $\overline{\text{WEN}}$ is low, data is written into the FIFO on a low-to-high transition of WCLK if the FIFO is not full.
WEN	20	I	Write enable. When WEN is low, data is written into the FIFO on every low-to-high transition of WCLK. When WEN is high, the FIFO holds the previous data. Data is not written into the FIFO if FF is low.
WXI	21	I	Width expansion. In the single-device or width-expansion configuration, \overline{WXI}, together with \overline{FL} and \overline{RXI}, determines if the mode is standard mode or FWFT mode, as well as whether the \overline{PAE/PAF} flags are synchronous or asynchronous (see Table 5). In the daisy-chain depth-expansion configuration, \overline{WXI} is connected to \overline{WXO} (write expansion out) of the previous device.
WXO/HF	26	0	Half-full flag. In the single-device or width-expansion configuration, the device is more than half full when $\overline{\text{HF}}$ is low. In the depth-expansion configuration, a pulse is sent from $\overline{\text{WXO}}$ to $\overline{\text{WXI}}$ of the next device when the last location in the FIFO is written.



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

	VALUE
Supply voltage range, V _{CC}	–0.5 V to 5 V
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Maximum junction temperature, Tj	150°C
Storage temperature range, T _{stq}	−65°C to 150°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS(1)

		MIN	TYP	MAX	UNIT
V_{CC}	Supply voltage	3	3.3	3.6	V
V_{IH}	High-level input voltage	2		5	V
V_{IL}	Low-level input voltage			8.0	V
TJ	Operating junction temperature	- 55		125	°C

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

THERMAL INFORMATION

		SN74V245	
	THERMAL METRIC ⁽¹⁾	PAG	UNITS
		64 PINS	
9 _{JA}	Junction-to-ambient thermal resistance ⁽²⁾	46.1	
JCtop	Junction-to-case (top) thermal resistance (3)	5.8	
) _{JB}	Junction-to-board thermal resistance (4)	19.7	0004
ŊŢ	Junction-to-top characterization parameter ⁽⁵⁾	0.2	°C/W
V ЈВ	Junction-to-board characterization parameter ⁽⁶⁾	19.4	
JCbot	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	N/A	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ_{JT}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

Product Folder Links: SN74V245-EP




ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OH}	High-level output voltage	$V_{CC} = 3 \text{ V}, I_{OH} = -2 \text{ mA}$	2.4			V
V _{OL}	Low-level output voltage	$V_{CC} = 3 \text{ V}, I_{OL} = 8 \text{ mA}$			0.4	V
I	Input current	$V_{CC} = 3.6 \text{ V}, V_{I} = V_{CC} \text{ to } 0.4 \text{ V}$			±1	μA
l _{oz}	High-impedance output current	$V_{CC} = 3.6 \text{ V}, \overline{OE} \ge V_{IH}, V_O = V_{CC} \text{ to } 0.4 \text{ V}$			±10	μA
I _{CC1}	Supply current	V _{CC} = 3.3 V, See ⁽¹⁾ , ⁽²⁾ and ⁽³⁾			35	mA
I _{CC2}		V _{CC} = 3.6 V, See ⁽¹⁾ and ⁽⁴⁾			5	mA
C _{IN}	Input capacitance	V _I = 0, T _A = 25°C, f = 1 MHz		10		pF
C _{OUT}		$V_O = 0$, $T_A = 25^{\circ}C$, $f = 1$ MHz, Output deslected, $(\overline{OE} \ge V_{IH})$		10		pF

- (1) Tested with outputs disabled $(I_{OUT} = 0)$.
- (2) RCLK and WCLK switch at 20 MHz and data inputs switch at 10 MHz.
- (3) Typical I_{CC1} = 2.04 + 0.88 x f_{SW} + 0.02 x CL x f_{SW} (in mA). These equations are valid under the following conditions:
 V_{CC} = 3.3 V, T_A = 25°C, f_{SW} = WCLK frequency = RCLK frequency (in MHz, using TTL levels), data switching at f_{SW}/2, C_L = capacitive load (in pF).
- (4) All inputs = (V_{CC} 0.2 V) or (GND + 0.2 V), except RCLK and WCLK, which switch at 20 MHz.



- (1) See datasheet for absolute maximum and minimum recommended operating conditions.
- (2) Silicon operating life design goal is 100,000 hrs at 106°C junction temperature (does not include package interconnect life).
- (3) The predicted operating lifetime vs. junction temperature is based on reliability modeling using electromigration as the dominant failure mechanism affecting device wearout for the specific device process and design characteristics.

Figure 1. Electromigration Fail Mode Derating Chart



TIMING REQUIREMENTS

		MIN	MAX	UNIT
f _{clock}	Clock cycle frequency		66.7	MHz
t _A	Data access time	1	11	ns
t _{CLK}	Clock cycle time	16		ns
t _{CLKH}	Clock high time	7		ns
t _{CLKL}	Clock low time	7		ns
t _{DS}	Data setup time	5		ns
t_{DH}	Data hold time	2		ns
t _{ENS}	Enable setup time	5		ns
t _{ENH}	Enable hold time	2		ns
t_{LDS}	Load setup time	5		ns
t _{LDH}	Load hold time	2		ns
t _{RS}	Reset pulse width ⁽¹⁾	16		ns
t _{RSS}	Reset setup time	10.5		ns
t _{RSR}	Reset recovery time	10.5		ns
t _{RSF}	Reset to flag and output time		16	ns
t _{OLZ}	Output enable to output in low Z	0		ns
t _{OE}	Output enable to output valid	1.5	9	ns
t _{OHZ}	Output enable to output in high Z	1.5	9	ns
t _{WFF}	Write clock to Full flag		11	ns
t _{REF}	Read clock to Empty flag		11	ns
t _{PAFA}	Clock to asynchronous programmable Almost-Full flag		21	ns
t _{PAFS}	Write clock to synchronous programmable Almost-Full flag		11	ns
t _{PAEA}	Clock to asynchronous programmable Almost-Empty flag		21	ns
t _{PAES}	Read clock to synchronous programmable Almost-Empty flag		11	ns
t _{HF}	Clock to Half-Full flag		21	ns
t _{XO}	Clock to expansion out		11	ns
t _{XI}	Expansion in pulse duration	7		ns
t _{XIS}	Expansion in setup time	6		ns
t _{SKEW1}	Skew time between read clock and write clock for FF/IR and EF/OR	6.5		ns
t _{SKEW2}	Skew time between read clock and write clock for \overline{PAE} and \overline{PAF} (synchronous only)	18.5		ns

⁽¹⁾ Pulse durations less than minimum values are not allowed.


Product Folder Links: SN74V245-EP




PARAMETER MEASUREMENT INFORMATION


AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0 V
Input Rise/Fall Times	3 ns
Input Timing Reference Levels	1.5 V
Output Reference Levels	1.5 V
Output Load for t _{CLK} = 10 ns, 15 ns	See A
Output Load for tCLK = 7.5 ns	See B and C



B. AC TEST LOAD FOR 7.5 SPEED GRADE





A. OUTPUT LOAD CIRCUIT FOR 10, 15, AND 20 SPEED GRADES

C. LUMPED CAPACITIVE LOAD, TYPICAL DERATING

A. Includes probe and jig capacitance

Figure 2. Load Circuits



DETAILED DESCRIPTION

INPUTS:

DATA IN (D0-D17)

Data inputs for 18-bit-wide data.

CONTROLS:

RESET (RS)

Reset is accomplished when \overline{RS} is taken low. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. The half-full flag $\overline{(HF)}$ and programmable almost-full flag $\overline{(PAF)}$ is reset to high after t_{RSF} . The programmable almost-empty flag $\overline{(PAE)}$ is reset to low after t_{RSF} . The full flag $\overline{(FF)}$ resets to high. The empty flag $\overline{(EF)}$ resets to low in standard mode, but resets to high in FWFT mode. During reset, the output register is initialized to all zeros, and the offset registers are initialized to their default values.

WRITE CLOCK (WCLK)

A write cycle is initiated on the low-to-high transition of WCLK. Data setup and hold times must be met with respect to the low-to-high transition of WCLK.

The write and read clocks can be asynchronous or coincident.

WRITE ENABLE (WEN)

When WEN is low, data can be loaded into the FIFO RAM array on the rising edge of every WCLK cycle if the device is not full. Data is stored in the RAM array sequentially and independently of any ongoing read operation.

When WEN is high, no new data is written in the RAM array on each WCLK cycle.

To prevent data overflow in the standard mode, FF goes low, inhibiting further write operations. Upon completion of a valid read cycle, FF goes high, allowing a write to occur. The FF flag is updated on the rising edge of WCLK.

To prevent data overflow in the FWFT mode, \overline{IR} goes high, inhibiting further write operations. Upon completion of a valid read cycle, \overline{IR} goes low, allowing a write to occur. The \overline{IR} flag is updated on the rising edge of WCLK.

WEN is ignored when the FIFO is full in either FWFT or standard mode.

READ CLOCK (RCLK)

Data can be read on the outputs on the low-to-high transition of RCLK when \overline{OE} is low.

The write and read clocks can be asynchronous or coincident.

READ ENABLE (REN)

When REN is low, data is loaded from the RAM array into the output register on the rising edge of every RCLK cycle if the device is not empty.

When REN is high, the output register holds the previous data and no new data is loaded into the output register. Data outputs Q0–Qn maintain the previous data value.

In the standard <u>mode</u>, every word accessed at Qn, including the first word written to an <u>empty FIFO</u>, must be requested using REN. When the last word has been read from the FIFO, the empty flag (EF) goes low, inhibiting further read operations. REN is ignored when the FIFO is empty. After a write is performed, EF goes high, allowing a read to occur. The EF flag is updated on the rising edge of RCLK.

In the FWFT mode, the first word written to an empty FIFO auto<u>matically</u> goes to the outputs Qn, on the third valid low-to-high transition of RCLK + t_{SKEW} <u>after</u> the first write. REN need not be asserted low. To access all other words, a read must be executed using \overline{REN} . The RCLK low-to-high transition after the last word has been read from the FIFO, output ready (\overline{OR}) goes high with a true read (RCLK with \overline{REN} low), inhibiting further read operations. \overline{REN} is ignored when the FIFO is empty.

Copyright © 2012–2013, Texas Instruments Incorporated



OUTPUT ENABLE (OE)

When \overline{OE} is low, the parallel output buffers transmit data from the output register. When \overline{OE} is high, the Q-output data bus is in the high-impedance state.

LOAD (LD)

The SN74V245 contains two 12-bit offset registers with data on the inputs, or read on the outputs. When \overline{LD} is low and \overline{WEN} is low, data on the inputs D0_D11 is written into the empty offset register on the first low-to-high transition of the write clock (WCLK). When \overline{LD} and \overline{WEN} are held low, data is written into the full offset register on the second low-to-high transition of WCLK (see Table 1, Table 2 and Table 3). The third transition of WCLK again writes to the empty-offset register.

However, writing to all offset registers need not occur at one time. One or two offset registers can be written and then, by bringing $\overline{\text{LD}}$ high, the FIFO is returned to normal read/write operation. When $\overline{\text{LD}}$ is low, and $\overline{\text{WEN}}$ is low, the next offset register in sequence is written.

Table 1. Writing to Offset Registers

LD	WEN	WCLK	SELECTION ⁽¹⁾
L	L	1	Writing to offset registers: Empty offset Full offset
L	Н	↑	No operation
Н	L	1	Write into FIFO
Н	Н	1	No operation


 The same selection sequence applies to reading from the registers. REN is enabled and read is performed on the low-to-high transition of RCLK.

Table 2. Empty Offset Register Location and Default Values (1)

17 1	2 11 0
	Empty Offset Register
Not used	Default value
	007FH

(1) Any bits of the offset register not being programmed should be set to zero.

Table 3. Full Offset Register Location and Default Values⁽¹⁾



(1) Any bits of the offset register not being programmed should be set to zero.

When \overline{LD} is low and \overline{WEN} is high, the WCLK input is disabled; then, a signal at this input can neither increment the write-offset-register pointer, nor execute a write.

The contents of the offset registers can be read on the output lines when \overline{LD} is low and \overline{REN} is low; then, data can be read on the low-to-high transition of RCLK. Reading the control registers employs a dedicated read-offset-register pointer (the read and write pointers operate independently). Offset register content can be read out in the standard mode only. It is inhibited in the FWFT mode.

A read from and a write to the offset registers should not be performed simultaneously.

FIRST LOAD (FL)

For the single-device mode, see Table 6 for additional information. In the daisy-chain depth-expansion configuration, FL is grounded to indicate it is the first device loaded and is set high for all other devices in the daisy chain (see Operating Configurations for further details).

Product Folder Links: SN74V245-EP

www.ti.com

WRITE EXPANSION INPUT (WXI)

This is a dual-purpose pin. For single-device mode, see Table 6 for additional information. WXI is connected to write expansion out (WXO) of the previous device in the daisy-chain depth-expansion mode.

READ EXPANSION INPUT (RXI)

This is a dual-purpose pin. For single-device mode, see Table 6 for additional information. \overline{RXI} is connected to read expansion out (\overline{RXO}) of the previous device in the daisy-chain depth-expansion mode.

OUTPUTS:

FULL FLAG/INPUT READY (FF/IR)

This is a dual-purpose pin. In FWFT mode, the input ready (\overline{IR}) function is selected. \overline{IR} goes low when memory space is available for writing data. When there is no free space left, \overline{IR} goes high, inhibiting further write operations.

In standard mode, the \overline{FF} function is selected. When the FIFO is full, \overline{FF} goes low, inhibiting further write operations. When \overline{FF} is high, the FIFO is not full. If no reads are performed after a reset, \overline{FF} goes low after D writes to the FIFO. D = 4096.

 \overline{IR} goes high after D writes to the FIFO. D = 4097. The additional word in FWFT mode is due to the capacity of the memory plus output register.

FF/IR is synchronous and updated on the rising edge of WCLK.

EMPTY FLAG/OUTPUT READY (EF/OR)

This is a dual-purpose pin. In FWFT mode, the \overline{OR} function is selected. \overline{OR} goes low at the same time the first word written to an empty FIFO appears valid on the outputs. \overline{OR} stays low after the RCLK low-to-high transition that shifts the last word from the FIFO memory to the outputs. \overline{OR} goes high only with a true read (RCLK with REN low). The previous data stays at the outputs, indicating that the last word was read. Further data reads are inhibited until \overline{OR} goes low again.

In the standard mode, the $\overline{\text{EF}}$ function is selected. When the FIFO is empty, $\overline{\text{EF}}$ goes low, inhibiting further read operations. When $\overline{\text{EF}}$ is high, the FIFO is not empty.

EF/OR is synchronous and updated on the rising edge of RCLK.

PROGRAMMABLE ALMOST-FULL FLAG (PAF)

PAF goes low when the FIFO reaches the almost-full condition. In FWFT mode, if no reads are performed, PAF goes low after 4097 - m. Default values for m are in Table 4 and Table 5.

In standard mode, if no reads are performed after reset (RS), PAF goes low after 4096 – m writes. The offset m is defined in Table 3.

If asynchronous \overline{PAF} configuration is selected, \overline{PAF} is asserted low on the low-to-high transition of WCLK. \overline{PAF} is reset to high on the low-to-high transition of RCLK. If synchronous \overline{PAF} configuration is selected (see Table 6), \overline{PAF} is updated on the rising edge of WCLK.

PROGRAMMABLE ALMOST-EMPTY FLAG (PAE)

PAE goes low when the FIFO reaches the almost-empty condition. In FWFT mode, PAE goes low when there are n + 1 words, or fewer, in the FIFO. In standard mode, PAE goes low when there are n words or fewer in the FIFO. The offset n is defined as the empty offset. The default values for n are noted in Table 4 and Table 5.

If there is no empty offset specified, PAE is low when the device is 127 away from completely empty.

If asynchronous $\overline{\mathsf{PAE}}$ configuration is selected, $\overline{\mathsf{PAE}}$ is asserted low on the low-to-high transition of the read clock (RCLK). $\overline{\mathsf{PAE}}$ is reset to high on the low-to-high transition of the write clock (WCLK). If synchronous $\overline{\mathsf{PAE}}$ configuration is selected (see Table 6), $\overline{\mathsf{PAE}}$ is updated on the rising edge of RCLK.

Copyright © 2012–2013, Texas Instruments Incorporated



WRITE EXPANSION OUT/HALF-FULL FLAG (WXO/HF)

This is a dual-purpose output. In the single-device and width-expansion mode, when write expansion in (\overline{WXI}) and/or read expansion in (\overline{RXI}) are grounded, this output acts as an indication of a half-full memory.

After one-half of the memory is filled, and at the low-to-high transition of the next write cycle, the half-full flag (HF) goes low and remains set until the difference between the write pointer and read pointer is less than or equal to one-half of the total memory of the device. HF is then reset to high by the low-to-high transition of the read clock (RCLK). HF is asynchronous.

In the daisy-chain depth-expansion mode, \overline{WXI} is connected to \overline{WXO} of the previous device. This output acts as a signal to the next device in the daisy chain by providing a pulse when the previous device writes to the last location of memory.

READ EXPANSION OUT (RXO)

In the daisy-chain depth-expansion configuration, read expansion in (\overline{RXI}) is connected to read expansion out (\overline{RXO}) of the previous device. This output acts as a signal to the next device in the daisy chain by providing a pulse when the previous device reads from the last location of memory.

DATA OUTPUTS (Q0-Q17)

Q0-Q17 are data outputs for 18-bit-wide data.

FUNCTIONAL DESCRIPTION

TIMING MODES:

STANDARD vs FIRST-WORD FALL-THROUGH (FWFT) MODE

The SN74V245 supports two different timing modes. The selection of the mode of operation is determined during configuration at reset (\overline{RS}). During an \overline{RS} operation, the first load (\overline{FL}), read expansion input (\overline{RXI}), and write-expansion input (\overline{WXI}) pins are used to select the timing mode as shown in Table 6. In standard mode, the first word written to an empty FIFO does not appear on the data output lines unless a specific read operation is performed. A read operation, which consists of activating read enable (\overline{REN}) and enabling a rising read clock (RCLK) edge, shifts the word from internal memory to the data output lines. In FWFT mode, the first word written to an empty FIFO is clocked directly to the data output lines after three transitions of the RCLK signal. A \overline{REN} does not have to be asserted to access the first word.

Various signals, both input and output signals, operate differently, depending on which timing mode is in effect.

FIRST-WORD FALL-THROUGH MODE (FWFT)

In this mode, status flags \overline{IR} , \overline{PAF} , \overline{HF} , \overline{PAE} , and \overline{OR} operate in the manner outlined in Table 4. To write data into the FIFO, WEN must be low. Data presented to the data-in lines is clocked into the FIFO on subsequent transitions of WCLK. After the first write is performed, the output ready (\overline{OR}) flag goes low. Subsequent writes continue to fill the FIFO. \overline{PAE} goes high after n + 2 words have been loaded into the FIFO, where n is the empty offset value. The default setting for this value is stated in the footnote of Table 4. This parameter also is user programmable. See the Programmable Flag Offset Loading section.

If data continues to be written into the FIFO, and no read operations are taking place, $\overline{\text{HF}}$ switches to low when the 2050th word is written into the FIFO. Continuing to write data into the FIFO causes $\overline{\text{PAF}}$ to go low. Again, if no reads are performed, $\overline{\text{PAF}}$ goes low after 4097 – m writes, where m is the full offset value. The default setting for this value is stated in the footnote of Table 4.

When the FIFO is full, the input ready (\overline{IR}) flag goes high, inhibiting further write operations. If no reads are performed after a reset, \overline{IR} goes high after D writes to the FIFO. D = 4097. The additional word in FWFT mode is due to the capacity of the memory plus output register.

Submit Documentation Feedback

Product Folder Links: SN74V245-EP



If the FIFO is full, the first read operation causes the $\overline{\text{IR}}$ flag to go low. Subsequent read operations cause $\overline{\text{PAF}}$ and $\overline{\text{HF}}$ to $\overline{\text{go}}$ high at the conditions described in Table 4. If further read operations occur without write operations, PAE goes low when there are n + 1 words in the FIFO, where n is the empty offset value. If there is no empty offset specified, $\overline{\text{PAE}}$ is low when the device is 128 away from empty. Continuing read operations cause the FIFO to be empty. When the last word has been read from the FIFO, $\overline{\text{OR}}$ goes high, inhibiting further read operations. $\overline{\text{REN}}$ is ignored when the FIFO is empty.

Table 4. Status Flags for FWFT Mode

NUMBER OF WORDS IN FIFO	ĪR	PAF	HF	PAE	OR
0	L	Н	Н	L	Н
1 to (n+1) ⁽¹⁾	L	Н	Н	L	L
(n+2) to 2049	L	Н	Н	Н	L
2050 to [4097–(m+1)] ⁽²⁾	L	Н	L	Н	L
(4097-m) to 4096	L	L	L	Н	L
4097	Н	L	L	Н	L

⁽¹⁾ n = Empty offset = 127

STANDARD MODE

In this mode, status flags \overline{FF} , \overline{PAF} , \overline{HF} , \overline{PAE} , and \overline{EF} operate in the manner outlined in Table 5. To write data into the FIFO, write enable (WEN) must be low. Data presented to the data-in lines is clocked into the FIFO on subsequent transitions of the write clock (WCLK). After the first write is performed, the empty flag (\overline{EF}) goes high. Subsequent writes continue to fill the FIFO. The programmable almost-empty flag (\overline{PAE}) goes high after n + 1 words have been loaded into the FIFO, where n is the empty offset value. The default setting for this value is stated in the footnote of Table 5. This parameter also is user programmable. See the Programmable Flag Offset Loading section.

If data continues to be written into the FIFO, and no read operations are taking place, the half-full flag $(\overline{\text{HF}})$ switches to low when the 2049th word is written into the FIFO. Continuing to write <u>data</u> into the FIFO causes the programmable almost-full flag $(\overline{\text{PAF}})$ to go low. Again, if no reads are performed, $\overline{\text{PAF}}$ goes low after 4096 – m writes. Offset m is the full offset value. This parameter <u>also</u> is user programmable. See the Programmable Flag Offset Loading section. If there is no full offset specified, $\overline{\text{PAF}}$ is low when the device is 127 away from full.

When the FIFO is full, the full flag (\overline{FF}) goes low, inhibiting further write operations. If no reads are performed after a reset, \overline{FF} goes low after D writes to the FIFO. D = 4096.

If the FIFO is $\underline{\text{full}}$, the first read operation causes $\overline{\text{FF}}$ to go high. Subsequent read operations cause $\overline{\text{PAF}}$ and the half-full flag ($\overline{\text{HF}}$) to go high under the conditions described in Table 5. If further read operations occur, without write operations, the programmable almost-empty flag ($\overline{\text{PAE}}$) goes low when there are n words in the FIFO, where n is the empty offset value. If there is no empty offset specified, $\overline{\text{PAE}}$ is low when the device is 127 away from completely empty. Continuing read operations cause the FIFO to be empty. When the last word has been read from the FIFO, $\overline{\text{EF}}$ goes low, inhibiting further read operations. $\overline{\text{REN}}$ is ignored when the FIFO is empty.

Table 5. Status Flags for Standard Mode

NUMBER OF WORDS IN FIFO	FF	PAF	HF	PAE	EF
0	Н	Н	Н	L	L
1 to n ⁽¹⁾	Н	Н	Н	L	Н
(n+1) to 2048	Н	Н	Н	Н	Н
2049 to [4096–(m+1)] ⁽²⁾	Н	Н	L	Н	Н
(4096-m) to 4095	Н	L	L	Н	Н
4096	L	L	L	Н	Н

⁽¹⁾ n = Empty offset = 127

⁽²⁾ m = Full offset = 127

⁽²⁾ m = Full offset = 127



PROGRAMMABLE FLAG LOADING

Full- and empty-flag offset values can be user programmable. The SN74V245 has internal registers for these offsets. Default settings are stated in the footnotes of Table 4 and Table 5. Offset values are loaded into the FIFO using the data input lines D0–D11. To load the offset registers, the load ($\overline{\text{LD}}$) pin and $\overline{\text{WEN}}$ pin must be held low. Data present on D0–D11 is transferred to the empty offset register on the first low-to-high transition of WCLK. By continuing to hold the $\overline{\text{LD}}$ and $\overline{\text{WEN}}$ pins low, data present on D0–D11 is transferred into the full offset register on the next transition of the WCLK. The third transition again writes to the empty offset register. Writing to all offset registers does not have to occur at the same time. One or two offset registers can be written and then, by bringing the LD pin high, the FIFO is returned to normal read/write operation. When the $\overline{\text{LD}}$ pin and $\overline{\text{WEN}}$ again are set low, the next offset register in sequence is written.

The contents of the offset registers can be read on the data output lines Q0–Q11 when the $\overline{\text{LD}}$ pin is set low, and $\overline{\text{REN}}$ is set low. Data then can be read on the next low-to-high transition of RCLK. The first transition of RCLK presents the empty offset value to the data output lines. The next transition of RCLK presents the full offset value. Offset register content can be read in the standard mode only. It cannot be read in the FWFT mode.

SYNCHRONOUS vs ASYNCHRONOUS PROGRAMMABLE FLAG TIMING SELECTION

The SN74V245 can be configured during the configuration-at-reset cycle (see Table 6) with either asynchronous or synchronous timing for PAE and PAF flags.

If asynchronous PAE/PAF configuration is selected (see Table 6), the PAE is asserted low on the low-to-high transition of RCLK. PAE is reset to high on the low-to-high transition of WCLK. Similarly, the PAF is asserted low on the low-to-high transition of WCLK, and PAF is reset to high on the low-to-high transition of RCLK. For detailed timing diagrams, see Figure 11 for asynchronous PAE timing and Figure 12 for asynchronous PAF timing.

If synchronous PAE/PAF configuration is selected, PAE is asserted and updated on the rising edge of RCLK only, but not WCLK. Similarly, PAF is asserted and updated on the rising edge of WCLK only, but not RCLK. For detailed timing diagrams, see Figure 20 for synchronous PAE timing and Figure 21 for synchronous PAF timing.

Table 6. Train Table 101 Configuration at Neset											
FL	RXI	WXI	EF/OR	PAE, PAF	FIFO TIMING MODE						
0	0	0	Single register-buffered empty flag	Single register-buffered full flag	Asynchronous	Standard					
0	0	1	Triple register-buffered output- ready flag	Double register-buffered input ready flag	Asynchronous	FWFT					
0	1	0	Double register-buffered empty flag	Double register-buffered full flag	Asynchronous	Standard					
0 ⁽¹⁾	1	1	Single register-buffered empty flag	Single register-buffered full flag	Asynchronous	Standard					
1	0	0	Single register-buffered empty flag	Single register-buffered full flag	Synchronous	Standard					
1	0	1	Triple register-buffered output- ready flag	Double register-buffered input ready flag	Synchronous	FWFT					
1	1	0	Double register-buffered empty flag	Double register-buffered full flag	Synchronous	Standard					
1 (2)	1	1	Single register-buffered empty flag	Single register-buffered full flag	Asynchronous	Standard					

Table 6. Truth Table for Configuration at Reset

⁽¹⁾ In daisy-chain depth expansion, FL is held low for the first-load device. The RXI and WXI inputs are driven by the corresponding RXO and WXO outputs of the preceding device.

⁽²⁾ In daisy-chain depth expansion, <u>FL</u> is held <u>high</u> for members of the expansion other than the first-load device. The <u>RXI</u> and <u>WXI</u> inputs are driven by the corresponding <u>RXO</u> and <u>WXO</u> outputs of the preceding device.



REGISTER-BUFFERED FLAG OUTPUT SELECTION

The SN74V245 can be configured during the configuration-at-reset cycle (see Table 8) with single, double, or triple register-buffered flag output signals. The various combinations available are described in Table 7 and Table 8. In general, going from single to double or triple register-buffered flag outputs removes the possibility of metastable flag indications on boundary states (empty or full conditions). The tradeoff is the addition of clock-cycle delays for the respective flag to be asserted. Not all combinations of register-buffered flag outputs are supported. Register-buffered outputs apply to the empty flag and full flag only. Partial flags are not affected. Table 7 and Table 8 summarize the options available.

Table 7. Register-Buffered Flag Output Options, FWFT Mode


OUTPUT READY	INPUT READY	DARTIAL FLACE	PROC	RAMMING AT F	RESET	FLAG TIMING
(OR)	(IR)	PARTIAL FLAGS	FL	RXI	WXI	DIAGRAMS
Triple	Double	Asynchronous	0	0	1	Figure 25
Triple	Double	Synchronous	1	0	1	Figure 18, Figure 19

Table 8. Register-Buffered Flag Output Options, Standard Mode

			• .	• '		
EMPTY FLAG	FUL <u>L F</u> LAG		PRO	GRAMMING AT		
(EF) BUFFERED OUTPUT	(FF) BUFFERED OUTPUT	PARTIAL FLAGS TIMING MODE	FL	RXI	WXI	FLAG TIMING DIAGRAMS
Single	Single	Asynchronous	0	0	0	Figure 7, Figure 8
Single	Single	Synchronous	1	0	0	Figure 7, Figure 8
Double	Double	Asynchronous	0	1	0	Figure 22, Figure 24
Double	Double	Synchronous	1	1	0	Figure 22, Figure 24

Product Folder Links: SN74V245-EP






- NOTES: A. Single-device mode $(\overline{FL}, \overline{RXI}, \overline{WXI}) = (0,0,0), (0,0,1), (0,1,0), (1,0,0), (1,0,1) \text{ or } (1,1,0). \overline{FL}, \overline{RXI}, \overline{WXI} \text{ should be static (tied to VCC or GND)}$
 - B. The clocks (RCL \underline{K} , WCLK) can be free-running asynchronously or coincidentally.
 - C. In FWFT mode, IR goes low based on the WCLK edge after reset.
 - D. After reset, the outputs are low if $\overline{OE} = 0$ and 3-state if $\overline{OE} = 1$.

Figure 3. Reset Timing






NOTES: A. t_{SKEW1} is the minimum time between a rising RCLK edge and a rising WCLK edge to ensure that $\overline{\text{FF}}$ goes high during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than t_{SKEW1}, $\overline{\text{FF}}$ might not change state until the next WCLK edge.

B. Select standard mode by setting $(\overline{FL}, \overline{RXI}, \overline{WXI}) = (0,0,0), (0,1,1), (1,0,0)$ or (1,1,1) during reset.

Figure 4. Write-Cycle Timing With Single Register-Buffered FF (Standard Mode)

Copyright © 2012–2013, Texas Instruments Incorporated






- NOTES: A. t_{SKEW1} is the minimum time between a rising WCLK edge and a rising RCLK edge to ensure that $\overline{\text{EF}}$ goes high during the current clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than t_{SKEW1}, $\overline{\text{EF}}$ might not change state until the next RCLK edge. ___ ____
 - B. Select standard mode by setting $(\overline{FL}, \overline{RXI}, \overline{WXI}) = (0,0,0), (0,1,1), (1,0,0)$ or (1,1,1) during reset.

Figure 5. Read-Cycle Timing With Single Register-Buffered EF (Standard Mode)






NOTES: A. When t_{SKEW1} is at the minimum specification, t_{FRL} (maximum) = t_{CLK} + t_{SKEW1} . When t_{SKEW1} is less than the minimum specification, t_{FRL} (maximum) = either (2 ×t_{CLK}) + t_{SKEW1} or t_{CLK} + t_{SKEW1}. The latency timing applies only at the empty boundary (EF is low).

- B. The first word always is available the cycle after EF goes high.
 C. Select standard mode by setting (FL, RXI, WXI) = (0,0,0), (0,1,1), (1,0,0) or (1,1,1) during reset.

Figure 6. First-Data-Word Latency with Single Register-Buffered EF (Standard Mode)






NOTES: A. t_{SKEW1} is the minimum time between a rising RCLK edge and a rising WCLK edge to ensure that FF goes high during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than t_{SKEW1}, FF might not change state until the next WCLK edge.

B. Select standard mode by setting (\overline{FL} , \overline{RXI} , \overline{WXI}) = (0,0,0), (0,1,1), (1,0,0) or (1,1,1) during reset.

Figure 7. Single Register-Buffered Full-Flag Timing (Standard Mode)





- NOTES: A. When t_{SKEW1} is at the minimum specification, t_{FRL} (maximum) = t_{CLK} + t_{SKEW1} . When t_{SKEW1} is less than the minimum specification, t_{FRL} (maximum) = either (2 × t_{CLK}) + t_{SKEW1} or t_{CLK} + t_{SKEW1} . The latency timing applies only at the empty boundary (EF is low).
 - B. Select standard mode by setting $(\overline{FL}, \overline{RXI}, \overline{WXI}) = (0,0,0), (0,1,1), (1,0,0)$ or (1,1,1) during reset.

Figure 8. Single Register-Buffered Empty Flag Timing (Standard Mode)






Figure 9. Write Programmable Registers (Standard and FWFT Modes)





Figure 10. Read Programmable Registers (Standard Mode)






NOTES: A. $m = \overline{PAF}$ offset

- B. D = maximum FIFO depth In FWFT mode: D = 4097 In standard mode: D = 4096
- C. PAF is asserted to low on WCLK transition and reset to high on RCLK transition.

 D. Select asynchronous modes by setting (FL, RXI, WXI) = (0,0,0), (0,0,1), (0,1,0), (0,1,1) or (1,1,1) during reset.

Figure 11. Asynchronous Programmable Almost-Empty-Flag Timing (Standard and FWFT Modes)






NOTES: A. $n = \overline{PAE}$ offset

- B. For standard mode
- C. For FWFT mode
- D. PAE is asserted low on RCLK transition and reset to high on WCLK transition.
 E. Select the asynchronous modes by setting (FL, RXI, WXI) = (0,0,0), (0,0,1), (0,1,0), (0,1,1) or (1,1,1) during reset.

Figure 12. Asynchronous Programmable Almost-Full-Flag Timing (Standard and FWFT Modes)






NOTES: A. D = maximum FIFO depth In FWFT mode: D = 4097 In standard mode: D = 4096

- B. For standard mode
- C. For FWFT mode
- D. Select single-device mode by setting $(\overline{FL}, \overline{RXI}, \overline{WXI}) = (0,0,0), (0,0,1), (0,1,0), (1,0,0), (1,0,1)$ or (1,1,0) during reset.


Figure 13. Half-Full-Flag Timing (Standard and FWFT Modes)



NOTE A: Write to last physical location.


Figure 14. Write-Expansion-Out Timing





NOTE A: Read from last physical location.

Figure 15. Read-Expansion-Out Timing







Figure 17. Read-Expansion-In Timing


www.ti.com



- NOTES: A. t SKEW1 is the minimum time between a rising WCLK edge and a rising RCLK edge for OR to go low after two RCLK cycles plus t_{REF}. If the time between the rising edge of WLCK and the rising edge of RCLK is less than t SKEW1, the OR deassertion might be delayed one extra RCLK cycle.
 - B. t_{SKEW2} is the minimum time between a rising WCLK edge and a rising RCLK edge for PAE to go high during the current clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than t_{SKEW2}, the PAE deassertion might be delayed one extra RCLK cycle.
 - C. LD is high, OE is low.
 - D. $n = \overline{PAE}$ offset, $m = \overline{PAF}$ offset, D = maximum FIFO depth = 4097 words
 - E. Select synchronous FWFT mode by setting (\overline{FL} , \overline{RXI} , \overline{WXI}) = (1,0,1) during reset.

Figure 18. Write Timing With Synchronous Programmable Flags (FWFT Mode)






- NOTES: A. t_{SKEW1} is the minimum time between a rising RCLK edge and a rising <u>WCLK</u> edge to ensure that $\overline{\mathbb{R}}$ goes low after one WCLK plus t_{WFF}. If the time between the rising edge of RLCK and the rising edge of WCLK is less than t_{SKEW1}, the $\overline{\mathbb{R}}$ assertion might be delayed an extra WCLK cycle.
 - B. t_{SKEW2} is the minimum time between a rising RCLK edge and a rising WCLK edge for PAF to go high during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than t_{SKEW2}, the PAF deassertion time may be delayed an extra WCLK cycle.
 - C. LD is high.
 - D. n = PAE offset, m = PAFoffset, D = maximum FIFO depth = 4097 words
 - E. Select synchronous FWFT mode by setting (\overline{FL} , \overline{RXI} , \overline{WXI}) = (1,0,1) during reset.

Figure 19. Read Timing With Synchronous Programmable Flags (FWFT Mode)

Submit Documentation Feedback

Copyright © 2012–2013, Texas Instruments Incorporated






NOTES: A. $n = \overline{PAE}$ offset

- B. For standard mode
- C. For FWFT mode
- $D. \quad t_{SKEW2} \text{ is the minimum time between a rising WCLK edge and a rising RCLK edge for } \overline{\text{PAE}} \text{ to go } \underline{\textbf{h}} \text{ igh during the current clock cycle.}$ If the time between the rising edge of WCLK and the rising edge of RCLK is less than tSKEW2, the PAE deassertion might be delayed one extra RCLK cycle.
- E. PAE is asserted and updated on the rising edge of RCLK only.
 F. Select synchronous modes by setting (FL, RXI, WXI) = (1,0,0), (1,0,1), or (1,1,0) during reset.

Figure 20. Synchronous Programmable Almost-Empty-Flag Timing (Standard and FWFT Modes)






NOTES: A. $m = \overline{PAF}$ offset

- B. D = maximum FIFO depth In FWFT mode: D = 513 for the SN74V215, 1025 for the SN74V225, 2049 for the SN74V235, and 4097 for the SN74V245. In standard mode: D = 512 for the SN74V215, 1024 for the SN74V225, 2048 for the SN74V235, and 4096 for the SN74V245.
- C. t_{SKEW2} is the minimum time between a rising RCLK edge and a rising WCLK edge for PAF to go high during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tSKEW2, the PAF deassertion time might be delayed an extra WCLK cycle.
- D. PAF is asserted and updated on the rising edge of WCLK only.
 E. Select synchronous modes by setting (FL, RXI, WXI) = (1,0,0), (1,0,1), or (1,1,0) during reset.

Figure 21. Synchronous Programmable Almost-Full-Flag Timing (Standard and FWFT Modes)






NOTES: A. t_{SKEW1} is the minimum time between a rising RCLK edge and a rising WCLK edge to ensure that $\overline{\text{FF}}$ goes high after one WCLK cycle plus t_{WFF}. If the time between the rising edge of RCLK and the rising edge of WCLK is less than t_{SKEW1}, the $\overline{\text{FF}}$ deassertion time might be delayed an extra WCLK cycle.

Figure 22. Double Register-Buffered Full-Flag Timing (Standard Mode)

B. LD is high.

C. Select double register-buffered standard mode by setting $(\overline{FL}, \overline{RXI}, \overline{WXI}) = (0,1,0)$ or (1,1,0) during reset.






- NOTES: A. t_{SKEW1} is the minimum time between a rising RCLK edge and a rising WCLK edge to ensure that \overline{FF} goes high after one WCLK cycle plus t_{RFF}. If the time between the rising edge of RCLK and the rising edge of WCLK is less than t_{SKEW1}, the \overline{FF} deassertion might be delayed an extra WCLK cycle.
 - B. LD is high.
 - C. Select double register-buffered standard mode by setting $(\overline{FL}, \overline{RXI}, \overline{WXI}) = (0,1,0)$ or (1,1,0) during reset.

Figure 23. Write-Cycle Timing With Double Register-Buffered FF (Standard Mode)






NOTES: A. t_{SKEW1} is the minimum time between a rising WCLK edge and a rising RCLK edge to ensure that $\overline{\text{EF}}$ goes high after one RCLK cycle plus t_{REF}. If the time between the rising edge of WCLK and the rising edge of RCLK is less than t_{SKEW1}, the $\overline{\text{EF}}$ deassertion might be delayed an extra RCLK cycle.

- B. LD is high.
- C. Select double register-buffered standard mode by setting $(\overline{FL}, \overline{RXI}, \overline{WXI}) = (0,1,0)$ or (1,1,0) during reset.

Figure 24. Read-Cycle Timing With Double Register-Buffered EF (Standard Timing)





NOTES: A. tSKEW1 is the minimum time between a rising WCLK edge and a rising RCLK edge for \overline{OR} to go high during the current cycle. If the time between the rising edge of WLCK and the rising edge of RCLK is less than tSKEW1, the \overline{OR} deassertion might be delayed one extra RCLK cycle.

- B. \overline{LD} is high, \overline{OE} is low.
- C. Select FWFT mode by setting $(\overline{FL}, \overline{RXI}, \overline{WXI}) = (0,0,1)$ or (1,0,1) during reset.

Figure 25. OR-Flag Timing and First Word Fall Through When FIFO is Empty (FWFT mode)



OPERATING CONFIGURATIONS

SINGLE-DEVICE CONFIGURATION

A single SN74V245 can be used when the application requirements are for 4096 words or fewer. These FIFOs are in a single-device configuration when the first load (\overline{FL}), write expansion in (\overline{WXI}) and read expansion in (\overline{RXI}) control inputs are configured as (\overline{FL} , \overline{RXI} , \overline{WXI} = (0,0,0), (0,0,1), (0,1,0), (1,0,0), (1,0,1) or (1,1,0) during reset (see Figure 26).





Figure 26. Block Diagram of Single 4096 x 18 Synchronous FIFO



WIDTH-EXPANSION CONFIGURATION

Word width may be increased simply by connecting together the control signals of multiple devices. Status flags can be detected from any one device. The exceptions are the empty flag/output ready and full flag/input ready. Because of variations in skew between RCLK and WCLK, it is possible for flag assertion and deassertion to vary by one cycle between FIFOs. To avoid problems, the user must create composite flags by gating the empty flags/output ready of every FIFO, and separately gating all full flags/input ready. Figure 27 demonstrates a 36-word width by using two SN74V245 memories. Any word width can be attained by adding additional SN74V245 memories. These FIFOs are in a single-device configuration when the first load (FL), write expansion in (WXI), and read expansion in (RXI) control inputs are configured as (FL, RXI, WXI = (0,0,0), (0,0,1), (0,1,0), (1,0,0), (1,0,1) or (1,1,0) during reset (see Figure 27).




NOTE A: Do not connect any output control signals directly together.

Figure 27. Block Diagram of 4096 × 36 Synchronous FIFO Memory Used in a Width-Expansion Configuration



DEPTH-EXPANSION CONFIGURATION, DAISY-CHAIN TECHNIQUE (WITH PROGRAMMABLE FLAGS)

These devices can be adapted easily to applications requiring more than 4096 words of buffering. Figure 28 shows depth expansion using three SN74V245 memories. Maximum depth is limited only by signal loading.



- NOTES: A. The first device must be designated by grounding the first load (FL) control input.
 - B. All other devices must have FL in the high state.
 - C. The write expansion out (WXO) pin of each device must be tied to the write expansion in (WXI) pin of the next device.
 - D. The read expansion out (\overline{RXO}) pin of each device must be tied to the read expansion in (\overline{RXI}) pin of the next device.
 - E. All load (LD) pins are tied together.
 - F. The half-full flag (\overline{HF}) is not available in this depth-expansion configuration.
 - G. EF, FF, PAE, and PAF are created with composite flags by ORing together every respective flag for monitoring. The composite PAE and PAF flags are not precise.
 - H. In daisy-chain mode, the flag outputs are single-register buffered and the partial flags are in asynchronous timing mode.

Figure 28. Block Diagram of 12288 x 18 Synchronous FIFO Memory With Programmable Flags Used in Depth-Expansion Configuration



DEPTH-EXPANSION CONFIGURATION (FWFT MODE)

In FWFT mode, the FIFOs can be connected in series (the data outputs of one FIFO connected to the data inputs of the next) with no external logic necessary. The resulting configuration provides a total depth equivalent to the sum of the depths associated with each single FIFO. NO TAG shows a depth expansion using two SN74V245 memories.

Care should be taken to select FWFT mode during master reset for all FIFOs in the depth expansion configuration. The first word written to an empty configuration passes from one FIFO to the next (ripple down) until it finally appears at the outputs of the last FIFO in the chain. No read operation is necessary, but the RCLK of each FIFO must be free running. Each time the data word appears at the outputs of one FIFO, that device's OR line goes low, enabling a write to the next FIFO in line.

For an empty expansion configuration, the amount of time it takes for OR of the last FIFO in the chain to go low (i.e., valid data to appear on the last FIFO's outputs) after a word has been written to the first FIFO is the sum of the delays for each individual FIFO:

$$(N-1) \times (4 \times \text{transfer clock}) + 3 \times T_{RCLK}$$
 (1)

Where: N is the number of FIFOs in the expansion and T_{RCLK} is the RCLK period. Extra cycles should be added for the possib<u>ility</u> that the t_{SKEW1} specification is not met between WCLK and transfer clock, or RCLK and transfer clock, for the \overline{OR} flag.

The ripple-down delay is noticeable only for the first word written to an empty depth-expansion configuration. There is no delay evident for subsequent words written to the configuration.

The first free location created by reading from a full depth-expansion configuration bubbles up from the last FIFO to the previous one until finally it moves into the first FIFO of the chain. Each time a free location is created in one FIFO of the chain, that FIFO's IR line goes low, enabling the preceding FIFO to write a word to fill it.

For a full expansion configuration, the amount of time it takes for \overline{IR} of the first FIFO in the chain to go low after a word has been read from the last FIFO is the sum of the delays for each individual FIFO:

$$(N-1) \times (3 \times \text{transfer clock}) + 2T_{WCLK}$$
 (2)

Where: N is the number of FIFOs in the expansion and T_{WCLK} is the WCLK period. Extra cycles should be added for the possib<u>ility</u> that the t_{SKEW1} specification is not met between RCLK and transfer clock, or WCLK and transfer clock, for the IR flag.

The transfer clock line should be tied to either WCLK or RCLK, whichever is faster. Both these actions result in data moving, as quickly as possible, to the end of the chain and free locations to the beginning of the chain.




Figure 29. Block Diagram of 8192 × 18 Synchronous FIFO Memory With Programmable Flags Used in Depth-Expansion Configuration

www.ti.com 8-Feb-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74V245-15PAGEP	ACTIVE	TQFP	PAG	64	160	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-55 to 125	V245-15EP	Samples
V62/13606-01XE	ACTIVE	TQFP	PAG	64	160	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-55 to 125	V245-15EP	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

www.ti.com 8-Feb-2024

OTHER QUALIFIED VERSIONS OF SN74V245-EP:

Catalog: SN74V245


NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product



www.ti.com 9-Feb-2024

TRAY



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
SN74V245-15PAGEP	PAG	TQFP	64	160	8 x 20	150	315	135.9	7620	15.2	13.1	13
V62/13606-01XE	PAG	TQFP	64	160	8 x 20	150	315	135.9	7620	15.2	13.1	13

PAG (S-PQFP-G64)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026

PAG (S-PQFP-G64)

PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- D. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PAG (S-PQFP-G64)

PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- D. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated