



Lysny Woodahl

ABSTRACT

Ethernet is an essential communication interface for industrial and automotive systems. To use this high-speed interface, system designers must consider the high-speed signal design recommendations when designing their Ethernet PHY's PCB. These recommendations are listed in the following application note and cover items such as data traces, external component proximity, and interference. PHYs are crucial to Ethernet-based systems, thus designers should minimize chances for errors by following the subsequent recommendations.

Table of Contents

1 Introduction	2
2 PHY Design Checklist	2
3 Summary	6

List of Figures

Figure 2-1. MDI Trace and Ground Plane Spacing Example.....	3
Figure 2-2. Length Matching.....	3
Figure 2-3. Nearby Ground Vias for Short Return Path.....	4
Figure 2-4. Magnetics Metal Keep-out.....	4
Figure 2-5. Ground Plane Vias.....	5
Figure 2-6. Ground and Earth Ground Keep Out.....	5

Trademarks

All trademarks are the property of their respective owners.

1 Introduction

The design recommendations in this document apply to all Ethernet PHY PCB designs, including designs using Texas Instrument Ethernet PHYs. Following these guidelines is important because it helps reduce emissions, minimize noise, ensure proper component behavior, minimize leakage and improve signal quality, to name a few. This document is designed to work as a supplemental checklist to the device and component data sheets.

2 PHY Design Checklist

The following is a list of areas that should be reviewed on the PHY design. Each topic suggests which considerations to take about the listed topic. Please check through all of the following listed topics prior to submitting a request for additional engineer review. Comments, questions and additional review will be able to be answered more quickly when using this list as a guide.

DRC Error Check

Verify that the DRC rules are accurate, and run a DRC error check. No errors should be present. Any DRC errors should be corrected before continuing.

Decoupling Capacitors

Decoupling capacitors should be placed as close to the PHY as possible. It is usually recommended that the smallest capacitors are the closest to the PHY, but please check with the device data sheet to verify this recommendation aligns with device-specific recommendations. For some pins on some devices, the data sheet might recommend to place the larger capacitors closer to the PHY.

Clock Source

The oscillator should be placed close to the PHY. The further the an oscillator is from a PHY, the higher likelihood of seeing PLL noise or out of spec behavior. A crystal should never be driving more than one device. Please reference the following app note for more details on crystal placement and design guides:

RBIAS Resistor

The RBIAS Resistor should also be placed close to the PHY.

MDI Traces

The total length of each MDI trace should be less than 2 inches, or 2000 mils. The traces should be length-matched within 20 mils for 1G transmissions and within 50 mils for 100M or 10M transmissions. The number of vias and stubs on the MDI traces should be kept to a minimum.

The typical impedance should be a 100 Ohm differential with a +/- 10% control. An impedance mismatch will decrease throughput, sometimes significant enough to cause communication failure. The mismatches cause signal reflections that prevent maximum power from being transferred beyond the point of reflection. The impedance on the MDI traces may need to be adjusted to match the impedance of the cable. Verify the cable impedance using the cable's data sheet.

If w equals the width of the MDI trace, ground planes on the same layer should be distanced at least $3*w$ from the MDI trace. The preferred distance is $5*w$ from the MDI trace. Designing this distance between the MDI trace and the ground plane prevents unwanted capacitive impedance.




Figure 2-1. MDI Trace and Ground Plane Spacing Example

Continuous ground is recommended on the layer under the MDI traces. The ground plane should be cut, or void, only under the components on the trace. Some of these components include transformer/magnetics, chokes, AC coupling capacitors and ESD diodes. For automotive applications, an *all-layer* void is recommended, but a *two-layer* void is the minimum requirement. The *two-layer* void would include the layer the component is on and the layer below. For standard applications, a *two-layer* void is recommended. The distance between the edge of the component and the edge of the void should be about 20 mils for most applications. Some applications can have a shorter distance, while other may require a larger distance. Please use the design's EMC requirements to determine the best distance.

□ MII Traces

The total length of each MII trace should be less than 6 inches, or 6000 mils. The traces should be length-matched within 20 mils for 1G transmissions and length-matched within 50 mils for 100M or 10M transmissions. RX traces must be length-matched to the other RX traces, and TX traces must be length-matched to the other TX traces. The number of vias and stubs on the MII traces should be kept to a minimum.

The single ended impedance should be 50 Ohms +/- 10%. The implications of an impedance mismatch are listed in the previous topic.

Using the same definition of "w" from the previous topic, ground keep out should be 3*w at minimum around the MII traces. The preferred distance is 5*w.

□ Signal Routing

Crosstalk must be avoided. No signals should cross unless properly separated by a ground layer. Additionally, different differential pairs must have at least 30 mils of separation between the pairs.

As mentioned in the previous topics, traces should be length matched. To match the trace lengths, different routing techniques can be used. It is recommended to apply those techniques on the same end of the length-matched pair. The figure below shows the difference between mismatched length-matching and matched length-matching.




Figure 2-2. Length Matching

Depending on the characteristic impedance throughout varying sections of the board, a mismatched length-matching could create additional timing or signal quality issues.

When placing signal vias, it is recommended to place ground, or return, vias close by in order to provide a short path to ground. [Figure 2-3](#) shows an example.




Figure 2-3. Nearby Ground Vias for Short Return Path

Magnetic Isolation

No metal should be under the magnetics on any layer. If metal is needed under the magnetics, it must be separated by a ground plane at the least. Metal under the RJ45 connector with integrated magnetic is allowed. [Figure 2-4](#) shows a layout example with no metal below the magnetics.




Figure 2-4. Magnetics Metal Keep-out

ESD Device Selection and Layout

If ESD diodes are used in the design, please make sure that their acting voltage range is sufficient enough to accommodate the proper voltages needed for signal transmission. Refer to the PHY data sheet to confirm the voltage specifications. The following app note covers the fundamentals and general guidelines for ESD device layout: . This next following app note covers Ethernet-specific ESD guidelines and considerations: .

It should be noted that the two app notes mentioned above have a different recommendation for placement location for the protection device. The Ethernet-specific app note recommends that the protection device be placed on the PHY side of the magnetics, rather than the connector side. The reason for this contradiction is that

Ethernet has a risk for high common mode voltage swings on the connector side. Placing the protection device on the PHY side of the magnetics ensures that the protection device doesn't fail during high, non-ESD voltages.

Power Planes

Use power planes where possible to avoid voltage drops from supply to pin. If stitching power planes across layers, use multiple vias to avoid voltage drops.

Ground Planes

Place Ground Planes where possible and use stitching vias throughout the board to create short return paths. [Figure 2-5](#) shows an example of ground via distribution.




Figure 2-5. Ground Plane Vias

Earth Ground Isolation

Earth ground should be isolated from the rest of the board by at least 20 mil keep out on all layers. [Figure 2-6](#) shows an example of this.




Figure 2-6. Ground and Earth Ground Keep Out

The recommended exception to the keep out is as follows: earth ground and normal ground should be connected with a capacitor and a high value resistor. A resistor of 1 MΩ or more is recommended.

3 Summary

The checklist described is a list of suggestions that will help a PHY operate the closest to ideal behavior. Following these suggestions can help prevent unwanted issues. PCB design issues that are not listed in this document can still occur, and all designs should be checked using the component data sheets. PCB designs should also be reviewed by more than one engineer before fabrication.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated