

Use Conditions for 5-V Tolerant GPIOs on Tiva™ C Series TM4C123x Microcontrollers

Gabriel Gomez and Ashish Ahuja

ABSTRACT

The Tiva C Series TM4C123x family of ARM® Cortex™–M4 microcontrollers features highly programmable, 5-V tolerant general-purpose input/outputs (GPIOs) with internal clamping and fail-safe electro static discharge (ESD) protection. The internal clamping and the fail-safe ESD protection require specific use conditions for external signal characteristics that must be followed at all times for proper operation of the device. Failure to follow these use conditions may result in improper operation or cause damage to the device. This application report describes GPIO characteristics, their limitations and use case conditions. This application report also suggests methods to protect the internal circuitry of the GPIO pins if they are subjected to signals that exceed maximum rating conditions as specified in the device-specific data sheet.

Contents

1	Introduction	1
2	Use Conditions	2
3	GPIOs in Input Mode	3
4	GPIO in Digital Output Mode	7
5	Conclusion	8
6	References	8

1 Introduction

TM4C123x microcontrollers have three types of I/Os with respect to the ESD protection and leakage current:

- Power I/Os (VDD, VDDA, VDDC, VBAT, GND, GNDA, GNDX)
- I/Os with fail-safe ESD protection (GPIOs, XOSCn pins, USBD+, USBD-). For exceptions, see the device-specific data sheets.
- I/Os with non-fail-safe ESD protection (VREFA+, VREFA-, any non-power, non-GPIO, non XOSCn pins)

This application report only discusses the GPIOs. The 5-V tolerant GPIOs in TM4C123x microcontrollers include internal clamping and fail-safe ESD protection. It is important to note that GPIOs configured as inputs are 5-V tolerant, not 5-V compliant meaning that 5 V is tolerated by internally clamping the input voltage to V_{DD} . Such clamping does not affect the voltage at the GPIO pin; it only affects the voltage swing in internal nodes.

Tiva is a trademark of Texas Instruments.
 Cortex is a trademark of ARM Limited.
 ARM is a registered trademark of ARM Limited.
 All other trademarks are the property of their respective owners.

Table 1 summarizes the clamping mechanisms for different modes in which GPIOs can be configured. More detail on these mechanisms is covered in Section 2.

Table 1. Clamping Mechanisms for Different Modes

GPIO Configuration	Clamping Mechanism	
Digital Function	Input Mode	Integrated clamping and protection circuit translates the voltage applied to a GPIO pin (V_{IN}) to an acceptable internal voltage level.
	Output Mode	The voltage output by a GPIO pin (V_{OUT}) is limited between 0 V and V_{DD} .
	Open-drain Mode	An external resistor connected between an external power supply and a GPIO allows the GPIO pin to drive larger signals. In this mode, the external supply must be limited to 5.5 V.
Analog Function	Input/ Output Mode	Clamping protects internal circuitry, allowing voltages greater than V_{DD} to be applied to GPIO pins, but analog specifications are not ensured if the voltage applied to the pin is not in the range 0 V to V_{DD} .

Figure 1 below shows a simplified representation of the 5V-tolerant GPIOs in TM4C123x microcontrollers.




Figure 1. Block Diagram of 5V-Tolerant GPIOs

2 Use Conditions

The following section summarizes the use conditions for GPIOs on TM4C123x microcontrollers. Some of the use conditions are discussed in more detail in the subsequent sections of this application report.

1. GPIOs configured as inputs are 5-V tolerant, not 5-V compliant.
2. V_{IN} , the voltage applied to a GPIO pin, regardless of whether the microcontroller is powered or not, must be between -0.3 V and 5.5 V to ensure reliability. The microcontroller is not ensured to operate properly at the maximum ratings.
3. V_{IN} must be between 0 V and V_{DD} to ensure that analog specifications for the corresponding pin are met. For V_{IN} greater than V_{DD} , analog functionality suffers, and specifications are not met.
4. For $V_{IN} \in (0 \text{ V}, V_{DD})$, the leakage current is less than 1 μA for most I/Os up to 85°C, and leakage current is less than 2 μA for ADC inputs and the ADC reference inputs.

5. For $V_{IN} \in (-0.3 \text{ V}, 0 \text{ V})$ and $V_{IN} \in (V_{DD}, 5.5 \text{ V})$, the leakage is outside normal range, but is still well bounded.
 - (a) For $V_{IN} \in (-0.3 \text{ V}, 0 \text{ V})$ and $V_{IN} \in (V_{DD}, 5.5 \text{ V})$, the leakage is outside normal range, but is still well bounded.
 - (b) For $V_{IN} \in (V_{DD}, 5.5 \text{ V})$, the leakage current is less than $700 \mu\text{A}$.
6. If there is a possibility that V_{IN} can be outside the absolute maximum ratings in the end-applications, I/Os must be protected with an external current-limiting series resistor.
 - (a) For $V_{IN} < -0.3 \text{ V}$, add: $R_{INJ} > (|V_{IN}| - 0.3 \text{ V}) / 0.5 \text{ mA}$.
 - (b) For $V_{IN} > 5.5 \text{ V}$, add: $R_{IN} > (V_{IN} - 5.5 \text{ V}) / 20 \mu\text{A}$.

The equation above results in a value for R_{IN} that is highly impractical in most cases. It is recommended to keep $V_{IN} < 5.5 \text{ V}$ in all cases.
7. An unpowered device cannot be parasitically powered through the I/O pin, which has fail-safe protection. Maximum leakage current from a GPIO to any floating supply in absence of V_{DD} , $I_{LKGunpw}$, is less than 25 nA at $V_{IN} = 5.5 \text{ V}$.
8. When a GPIO is configured as a digital output in open-drain mode, for a desired V_{OUT} output voltage, with V_{DDEXT} , external supply limited to 5.5 V , less than 5.5 V , the value of the external pull-up resistor can be calculated as follows:
 - (a) $R_{PU} < (V_{DDEXT} - V_{OUT}) / I_{LEAKpd}$; where $I_{LEAKpd} \sim 30 \mu\text{A}$

3 GPIOs in Input Mode

When a GPIO is used as an input, reliable operation can be ensured only if the voltage applied to the GPIO is inside the maximum rating conditions. Normal analog functionality is ensured only if the voltage applied to any GPIO configured for an analog function is inside the recommended operating conditions.

If the voltage applied to any GPIO is between the operating condition limits and the absolute maximum rating limits, reliability can be ensured, but specified analog functionality cannot.




Figure 2. Regions of Reliability and Proper Analog Operation

- V_{IN} = Input voltage applied to a GPIO, regardless of whether the microcontroller is powered.
- V_{IN_ABSMIN} = Absolute minimum voltage that can be applied to any GPIO pin.
- V_{IN_ABSMAX} = Absolute maximum voltage that can be applied to any GPIO pin.
- V_{DD_ABSMIN} = Absolute minimum voltage that can be applied to VDD pin
- V_{DD_ABSMAX} = Absolute maximum voltage that can be applied to VDD pin.
- V_{DD_MIN} = Minimum supply voltage required for proper device operation.
- V_{DD_MAX} = Maximum supply voltage required for proper device operation.

3.1 GPIO Protection and Leakage Current When the Device is Powered

3.1.1 Case I: $V_{IN} < -0.3\text{ V}$

Reliability is not ensured when a voltage outside absolute maximum ratings is applied to a GPIO pin. External components must be used to protect the device from damage.

Maximum negative injection current must be limited to 0.5 mA when a voltage less than -0.3 V is applied to a fail-safe GPIO pin. The ESD structure limits maximum negative voltage to approximately 0.6 V, but the current can increase without bounds and can potentially cause damage to the device.

If the system operating conditions involve applying a voltage less than -0.3 V to a GPIO pin, a series resistor (R_{INJ}) must be connected between the GPIO pin and the voltage source. The value of the series resistor can be calculated using the following expression:

$$R_{INJ} > (|V_{IN_WCMIN}| - 0.3\text{ V})/I_{MAXINJ} \quad (i)$$

Where,

V_{IN_WCMIN} = worst case minimum voltage expected under any conditions,

I_{MAXINJ} = injection current, 0.5 mA

3.1.2 Case II: $V_{IN} \in (-0.3\text{ V}, 0\text{ V})$

The parasitic diode to GND does not conduct when a voltage between -0.3 V and 0 V is applied to a GPIO pin. The leakage current is internally limited to less than 10 μA under all PVT conditions.

3.1.3 Case III: $V_{IN} \in (0\text{ V}, V_{DD})$

The leakage current into a GPIO is less than 1 μA for most GPIOs and less than 2 μA for the ADC pins when a voltage inside the recommended operating conditions, $V_{IN} \in (0\text{ V}, V_{DD})$, is applied to a GPIO pin.

3.1.4 Case IV: $V_{IN} \in (V_{DD}, 5.5\text{ V})$

The leakage current is well bounded (but not as low) when a voltage higher than the recommended operating voltage condition, but lower than the absolute maximum rating, is applied to a GPIO pin. Inside this voltage range, leakage current actually increases when going from V_{DD} to 5.5 V, but it is still internally limited.

- When $V_{IN} \in (V_{DD}, 4\text{ V})$, nominal leakage current is approximately 60 μA . The maximum leakage current is less than ~700 μA . Inside this voltage range, leakage is actually larger than at higher voltages due to clamping circuits not being completely turned on.
- When $V_{IN} \in (4\text{ V}, 5.5\text{ V})$, nominal leakage current is approximately 30 μA . The maximum leakage current is less than 60 μA .

Because GPIOs use fail-safe ESD circuitry, there is no diode between the GPIO pin and V_{DD} , and therefore no path from the GPIO pin to the V_{DD} supply. As a result, there is no forward-biased diode current when $V_{IN} > V_{DD} + 0.6\text{ V}$ is applied as it would happen otherwise on GPIO with non-fail-safe ESDs.

Leakage is internally limited to less than 700 μA for any PVT condition for $V_{IN} \in (V_{DD}, 5.5\text{ V})$ and such an operating condition should not pose a reliability issue.

3.1.5 Case V: $V_{IN} > 5.5\text{ V}$

In order to meet reliability requirements, a voltage greater than 5.5 V should not be applied to any GPIO. In fail-safe ESD structures, an internal diode is not connected between the GPIO pin and V_{DD} to limit positive voltage excursions. The fail-safe ESD structure is only triggered at voltages greater than 8 V.

It is important that even during initial transient conditions, the voltage at the GPIO pin must not go above 5.5 V to avoid potential damage to the GPIO circuitry.

In very special cases such as carefully controlled DC inputs, a series resistor (R_{IN}) can be connected to limit the voltage at the GPIO from going above 5.5 V. The value of the series resistor can be calculated using the following expression:

$$R_{IN} > (V_{IN_WC\text{MAX}} - 5.5 \text{ V})/I_{LEAK\text{min}+} \quad (\text{ii})$$

Where,

$V_{IN_WC\text{MAX}}$ = worst case maximum voltage expected under any conditions,

$I_{LEAK\text{MIN}+}$ = 20 μA .

In most applications, the calculated value of R_{IN} turns out to be very large. Often, this value is so large that it is impractical to use an external series resistor with typical digital inputs because it can highly limit the speed of analog inputs. Connecting a series resistance is useful only in very special applications. The best practice, therefore, is to make sure that the voltage at the GPIO pin does not exceed above 5.5 V.

Example:

If $V_{IN_WC\text{MIN}} = -1.0 \text{ V}$, $V_{IN_WC\text{MAX}} = 7.0 \text{ V}$, $I_{\text{MAXINJ-}} = 0.5 \text{ mA}$ and $I_{LEAK\text{MIN}+} = 20 \mu\text{A}$, and using expressions (i) and (ii), the value of $R_{\text{INJ-}}$ and R_{IN} can be calculated as:

$$R_{\text{INJ-}} = (1-0.3)/0.5 \text{ mA} = 1.4 \text{ K}\Omega$$

$$R_{IN} = (7-5)/25 \mu\text{A} = 80 \text{ K}\Omega$$

Using $R_{\text{INJ-}} = 1.4 \text{ K}\Omega$ limits the negative injection current to 0.5 mA, and using $R_{IN} = 80 \text{ K}\Omega$ limits the positive voltage at the GPIO pin to less than 5.5 V. Connecting a 80 K Ω series resistance may be impractical in most applications.

NOTE:

- It is assumed in all cases, that the device has been powered on before any voltage has been applied to a GPIO pin.
 - In the case of pins configured as analog inputs, a series resistance (R_S) is required for proper analog functionality. Connecting external current limiting resistors ($R_{\text{INJ-}}$ or R_{IN}) will affect equivalent series resistance and therefore, analog operation. For the values of analog source resistance (R_S) requirements for proper ADC operation, see the *ADC Electrical Characteristics* in the device-specific data sheet.
-

The leakage current characteristics for cases II, III and IV are shown in Figure 3.




Figure 3. Relationship Between Leakage Current and Voltage Applied to a GPIO Pin at Nominal Temperature
(approximate representation, graph not to scale)

3.2 Leakage Current When Device is Unpowered

When the device is not powered, or when the power pins are floating, the device cannot be powered through a signal pin because of the fail-safe ESD protection mechanism, as there is no path between the input/output pad and supply rails.

3.2.1 Case I: $V_{IN} < -0.3\text{ V}$

Maximum negative injection current must be limited to 0.5 mA when a voltage less than -0.3 V is applied to a fail-safe GPIO pin. As discussed in Section 3.1.1, Case I, a series resistor R_{INJ} should be used to protect the GPIO pin. Note that applying $V_{IN} < -0.3\text{ V}$, violates the absolute maximum rating specification.

3.2.2 Case II: $V_{IN} \in (-0.3\text{ V}, 0\text{ V})$

The leakage current is less than 10 µA for all PVT conditions when a voltage between -0.3 V and 0V is applied to a fail-safe GPIO.

3.2.3 Case III: $V_{IN} > 3.3\text{ V}$

An unpowered device cannot be parasitically powered through the I/O pin that has fail-safe protection. The maximum leakage current, $I_{LK\text{G unpw}}$, from a GPIO to V_{DD} or V_{DDA} supply rail in absence of V_{DD} is limited to less than 25 nA at $V_{IN} = 5.5\text{ V}$.

Note that applying $V_{IN} > 3.53\text{ V}$ may cause reliability issues.

- In absence of V_{DD} , $V_{IN} = 5.5\text{ V}$ should only be applied for a maximum of 10,000 hours at 27°C, over the lifetime of the product.
- In absence of V_{DD} , $V_{IN} = 5.5\text{ V}$ should only be applied for a maximum of 5,000 hours at 85°C, over the lifetime of the product.
- In absence of V_{DD} , $V_{IN} = 3.63\text{ V}$ can be applied for the entire lifetime of the product.

There is no limitation on how long $V_{IN} = 5.5\text{ V}$ can be allowed while V_{DD} is present.

4 GPIO in Digital Output Mode

4.1 Normal Mode

The output voltage (V_{OUT}) is between 0 V and V_{DD} in normal mode.

$V_{OUT} \in (0\text{ V}, V_{DD})$

4.2 Open-Drain Mode

An external resistor is connected in series between the pin and an external power supply to drive larger output signals in open-drain mode. The external power supply (V_{DDEXT}) should be limited to 5.5 V.

Reliability issues result if voltages higher than 5.5 V are applied to a GPIO pin during any transient condition. Supply sequencing and transient voltages pose too much risk, so the safest solution is to limit the external supply to 5.5 V.

There is a weak internal pull-down connected to the GPIO pins. The external pull-up resistor must be sized correctly to achieve the expected swing at the output pin. The value of the external pull-up resistor (R_{PU}) can be calculated using the following expression knowing the value of the weak pull-down current (I_{LEAKpd}) in open-drain mode.

$$R_{PU} < (V_{DDEXT} - V_{OUT}) / I_{LEAKpd} \quad (\text{iii})$$

Where,

R_{PU} = External pull-up resistor

V_{DDEXT} = External supply limited to 5.5 V

V_{OUT} = Voltage at the GPIO pin

I_{LEAKpd} = Open-drain, output driver weak-pull down current source, 30 μA (nominal value), $I_{LEAKpd} \in (15\text{ }\mu\text{A}, 60\text{ }\mu\text{A})$ for all PVT conditions.

Figure 4 shows this configuration.




Figure 4. Connecting an External Pull-Up Resistor in Open-Drain Mode

Example:

If $V_{DDEXT} = 5.5\text{ V}$, $V_{OUT} = 4.5\text{ V}$, $I_{LEAKpd} = 30\text{ }\mu\text{A}$, using expression (iii), the value of R_{PU} can be calculated as:

$$R_{PU} = (5.5\text{ V} - 4.5\text{ V})/30\text{ }\mu\text{A} = 33\text{ K}\Omega$$

5 Conclusion

In this application report, 5-V tolerant GPIOs with internal clamping and fail-safe ESD protection in the Tiva C Series TM4C123x microcontrollers were discussed. Leakage characteristics, limitations and use case conditions for the GPIOs were also described. Methods were suggested to protect the GPIO's internal circuitry if GPIO pins are subjected to signals that exceed absolute maximum rating conditions as specified in the device-specific data sheet.

It is important to note that GPIOs configured as inputs are 5-V tolerant, not 5-V compliant, which means that 5-V inputs are tolerated by internally clamping the input voltage to V_{DD} . Such clamping does not affect the voltage at the input pin; it only affects the voltage swing in internal nodes. The internal clamping and the fail-safe ESD protection require specific use conditions for external signal characteristics that must be followed at all times for proper operation of the device. Failure to follow these use conditions may result in the damage to the device. Additionally, GPIOs can be connected to a 5-V external voltage source with an external pull-up resistor when they are configured as open drain outputs. The leakage current into the GPIO pin depends on the voltage at that pin, which in turn depends on the value of the external pull-up resistor. Therefore, the external pull-up resistor should be sized such that the leakage is around $30\text{ }\mu\text{A}$ and the voltage at the pin is as close to 5-V as possible.

NOTE: The electrical characteristics in this application report that are not specified in the device-specific data sheet are obtained from design simulation or limited bench testing. They have not been characterized or production tested.

6 References

- *Tiva™ C Series Data Sheet* (individual device-specific documents available through the [product folders](#))
- *Tiva™ C Series Errata* (individual device-specific documents available through the [product folders](#))
- *Tiva™ C Series ROM User's Guide* (individual device-specific documents available through the [product folders](#))
- [TivaWare™ Peripheral Driver Library for C Series](#)

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com