

TPS7B82-Q1 300mA、高電圧、超低 I_Q 、低ドロップアウト・レギュレータ

1 特長

- 車載アプリケーション用に AEC-Q100 認定取得済み
 - 温度グレード 1: $-40^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$
 - 温度グレード 0: $-40^{\circ}\text{C} \leq T_A \leq 150^{\circ}\text{C}$
- 広い接合部温度範囲:
 - グレード 1: $-40^{\circ}\text{C} \leq T_J \leq 150^{\circ}\text{C}$
 - グレード 0: $-40^{\circ}\text{C} \leq T_J \leq 165^{\circ}\text{C}$
- 低い静止電流 I_Q
 - シャットダウン時 I_Q : 300nA
 - 軽負荷時: 2.7 μA (標準値)
 - 軽負荷時: 5 μA (最大値)
- 3V~40V の広い V_{IN} 入力電圧範囲、最大 45V の過渡電圧に対応
- 最大出力電流: 300mA
- 2% の出力電圧精度
- 最大ドロップアウト電圧: 固定 5V 出力バージョンで、負荷電流 200mA 時に 700mV
- 低 ESR (0.001 Ω ~5 Ω) のセラミック出力コンデンサ (1 μF ~200 μF) で安定
- 2.5V、3.3V、5V の固定出力電圧
- パッケージ
 - 8 ピン HVSSOP、 $R_{\theta JA} = 63.9^{\circ}\text{C/W}$
 - 6 ピン WSON、 $R_{\theta JA} = 72.8^{\circ}\text{C/W}$
 - 5 ピン TO-252、 $R_{\theta JA} = 31.1^{\circ}\text{C/W}$
 - 14 ピン HTSSOP、 $R_{\theta JA} = 52.0^{\circ}\text{C/W}$

2 アプリケーション

- 車載ヘッド・ユニット
- テレマティクス制御ユニット
- ヘッドライト
- 車体制御モジュール
- インバータおよびモータ制御

3 概要

車載用のバッテリー接続アプリケーションでは、消費電力を削減し、バッテリー駆動時間を延長するため、静止電流 (I_Q) が低いことが重要です。常時オンのシステムには超低静止電流 I_Q が不可欠です。


TPS7B82-Q1 は低ドロップアウトのリニア・レギュレータであり、3V~40V の広い入力電圧範囲 (45V の負荷ダンプ保護) で動作するよう設計されています。TPS7B82-Q1 は最低 3V で動作するため、コールド・クランクおよび始動 - 停止状態の間も動作を継続できます。軽負荷時の標準静止電流がわずか 2.7 μA なので、スタンバイシステムのマイクロコントローラ (MCU) や CAN/LIN トランシーバの電源として最適なソリューションです。

このデバイスには、短絡および過電流保護機能が内蔵されています。このデバイスは -40°C ~ $+125^{\circ}\text{C}$ の周囲温度、 -40°C ~ $+150^{\circ}\text{C}$ の接合部温度で動作します。また、このデバイスは高放熱パッケージを採用しているため、デバイスの電力消費が大きくても持続的に動作できます。これらの特長から、このデバイスは各種の車載アプリケーションの電源として設計されていると言えます。

パッケージ情報

部品番号	パッケージ (1)	パッケージ・サイズ (2)
TPS7B82-Q1	DGN (HVSSOP, 8)	3mm × 4.9mm
	DRV (WSON, 6)	2mm × 2mm
	KVU (TO-252, 5)	6.6 mm × 10.11 mm
	PWP (HTSSOP, 14)	5mm × 6.4mm

- 利用可能なすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。
- パッケージ・サイズ (長さ×幅) は公称値であり、該当する場合はピンも含まれます。



代表的なアプリケーション回路図



Table of Contents

1 特長.....	1	7.3 Feature Description.....	11
2 アプリケーション.....	1	7.4 Device Functional Modes.....	12
3 概要.....	1	8 Application and Implementation.....	13
4 Revision History.....	2	8.1 Application Information.....	13
5 Pin Configuration and Functions.....	3	8.2 Typical Application.....	13
6 Specifications.....	4	8.3 Power Supply Recommendations.....	14
6.1 Absolute Maximum Ratings.....	4	8.4 Layout.....	15
6.2 ESD Ratings.....	4	9 Device and Documentation Support.....	16
6.3 Recommended Operating Conditions.....	4	9.1 ドキュメントの更新通知を受け取る方法.....	16
6.4 Thermal Information.....	5	9.2 サポート・リソース.....	16
6.5 Electrical Characteristics: Grade 1 Options.....	5	9.3 Trademarks.....	16
6.6 Electrical Characteristics: Grade 0 Options.....	6	9.4 静電気放電に関する注意事項.....	16
6.7 Typical Characteristics.....	8	9.5 用語集.....	16
7 Detailed Description.....	11	10 Mechanical, Packaging, and Orderable Information.....	16
7.1 Overview.....	11		
7.2 Functional Block Diagram.....	11		

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision I (August 2021) to Revision J (August 2023) Page

- Changed V_{OUT} parameter test conditions in *Electrical Characteristics* table.....5

Changes from Revision H (March 2021) to Revision I (August 2021) Page

- Changed I_Q parameter maximum specifications from $3.5 \mu A$ to $5 \mu A$ and from $4.5 \mu A$ to $6.5 \mu A$ in the *Electrical Characteristics: Grade 0 Options* table.....6
- Changed $V_{(Load-Reg)}$ parameter maximum specification from $10 mV$ to $20 mV$ in the *Electrical Characteristics: Grade 0 Options* table.....6
- Changed V_{OUT} parameter test condition from $40 V$ to $14 V$ in the *Electrical Characteristics: Grade 0 Options* table.....6

5 Pin Configuration and Functions




图 5-1. DGN Package, 8-Pin HVSSOP (Top View)




图 5-2. DRV Package, 6-Pin WSON (Top View)




图 5-3. KVU Package, 5-Pin TO-252 (Top View)




图 5-4. PWP Package, 14-Pin HTSSOP (Top View)

表 5-1. Pin Functions

NAME	PIN NO.				TYPE	DESCRIPTION
	DGN	DRV	KVU	PWP		
DNC	—	5	4	10	—	Do not connect to a biased voltage. Tie this pin to ground or leave floating.
EN	2	2	2	3	I	Enable input pin
GND	4, 5, 6	3,4	3, TAB	5	—	Ground reference
IN	1	1	1	1	I	Input power-supply pin
NC	3, 7	—	—	2, 4, 6, 7, 8, 9, 11, 12, 13	—	Not internally connected
OUT	8	6	5	14	O	Regulated output voltage pin
Thermal pad					—	Connect the thermal pad to a large-area GND plane for improved thermal performance.

6 Specifications

6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)^{(1) (2)}

		MIN	MAX	UNIT
V _{IN}	Unregulated input ⁽³⁾	-0.3	45	V
V _{EN}	Enable input ⁽³⁾	-0.3	V _{IN}	V
V _{OUT}	Regulated output	-0.3	7	V
T _J	Junction temperature (grade 1)	-40	150	°C
	Junction temperature (grade 0)	-40	165	
T _{stg}	Storage temperature range	-40	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to GND.
- (3) Absolute maximum voltage, withstand 45 V for 200 ms.

6.2 ESD Ratings

			VALUE	UNIT	
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾ HBM ESD classification level H2	±2000	V	
		Charged-device model (CDM), per AEC Q100-011 CDM ESD classification level C3B	Corner pins (1, 4, 5, and 8)		±750
			Other pins		±500

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{IN}	Unregulated input voltage	3	40	V
V _{EN}	Enable input voltage	0	V _{IN}	V
C _{OUT}	Output capacitor requirements ⁽¹⁾	1	200	μF
ESR	Output capacitor ESR requirements ⁽²⁾	0.001	5	Ω
T _A	Ambient temperature (grade 1)	-40	125	°C
	Ambient temperature (grade 0)	-40	150	
T _J	Junction temperature (grade 1)	-40	150	°C
	Junction temperature (grade 0)	-40	165	

- (1) The output capacitance range specified in the table is the effective value.
- (2) Relevant equivalent series resistance (ESR) value at f = 10 kHz.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS7B82-Q1				UNIT
		DGN (HVSSOP)	DRV (WSON)	KVU (TO-252)	PWP (HTSSOP)	
		8 PINS	6 PINS	5 PINS	14 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	63.9	72.8	31.1	52.0	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	50.2	85.8	39.9	48.2	°C/W
R _{θJB}	Junction-to-board thermal resistance	22.6	37.4	9.9	28.2	°C/W
ψ _{JT}	Junction-to-top characterization parameter	1.8	2.7	4.2	2.5	°C/W
ψ _{JB}	Junction-to-board characterization parameter	22.3	37.3	9.9	28.1	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	12.1	13.8	2.8	10.7	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application note](#).

6.5 Electrical Characteristics: Grade 1 Options

V_{IN} = 14-V, 10-μF ceramic output capacitor, grade 1 options, T_J = –40°C to +150°C, over operating ambient temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE AND CURRENT (IN)							
V _{IN}	Input voltage			V _{OUT(NOM)} + V _(Dropout)		40	V
I _(SD)	Shutdown current	EN = 0 V			0.3	1	μA
I _(Q)	Quiescent current	V _{IN} = 6 V to 40 V, EN ≥ 2 V, I _{OUT} = 0 mA	DRV and KVU packages		1.9	3.5	μA
			DGN package		1.9	5	
		V _{IN} = 6 V to 40 V, EN ≥ 2 V, I _{OUT} = 0.2 mA	DRV and KVU packages		2.7	4.5	
			DGN package		2.7	6.5	
V _(IN, UVLO)	V _{IN} undervoltage detection	Ramp V _{IN} down until the output turns OFF				2.7	V
		Hysteresis			200		mV
ENABLE INPUT (EN)							
V _{IL}	Logic-input low level					0.7	V
V _{IH}	Logic-input high level			2			V
REGULATED OUTPUT (OUT)							
V _{OUT}	Regulated output	V _{IN} = V _{OUT} + V _(Dropout) to 40 V, I _{OUT} = 1 mA to 300 mA	DRV, KVU packages	–1.5%		1.5%	
			DGN package for V _{OUT} = 5.0 V	–1.5%		1.5%	
			DGN package for V _{OUT} = 2.5 V and 3.3 V	–2%		2%	
V _(Line-Reg)	Line regulation	V _{IN} = 6 V to 40 V, I _{OUT} = 10 mA				10	mV
V _(Load-Reg)	Load regulation	V _{IN} = 14 V, I _{OUT} = 1 mA to 300 mA	DRV and KVU packages			10	mV
			DGN package			20	

6.5 Electrical Characteristics: Grade 1 Options (continued)

$V_{IN} = 14\text{-V}$, 10- μF ceramic output capacitor, grade 1 options, $T_J = -40^\circ\text{C}$ to $+150^\circ\text{C}$, over operating ambient temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
$V_{(\text{Dropout})}$	Dropout voltage ⁽¹⁾	$V_{\text{OUT}(\text{NOM})} = 5\text{ V}$	$I_{\text{OUT}} = 300\text{ mA}$	DRV and KVU packages	630	1170	mV	
				DGN package	1000			
			$I_{\text{OUT}} = 200\text{ mA}$	DRV and KVU packages	420	780		
				DGN package	400	700		
			$I_{\text{OUT}} = 100\text{ mA}$	DRV and KVU packages	210	390		
				DGN package	200	350		
		$V_{\text{OUT}} = 3.3\text{ V}$	$I_{\text{OUT}} = 300\text{ mA}$	DRV and KVU packages	730	1350		
				DGN package	1250			
			$I_{\text{OUT}} = 200\text{ mA}$	DRV and KVU packages	475	900		
				DGN package	850			
$I_{\text{OUT}} = 100\text{ mA}$		450						
I_{OUT}	Output current	V_{OUT} in regulation			0		300	mA
$I_{(\text{CL})}$	Output current limit	V_{OUT} short to $90\% \times V_{\text{OUT}}$			310	510	690	mA
PSRR	Power-supply ripple rejection	$V_{(\text{Ripple})} = 0.5 V_{\text{PP}}$, $I_{\text{OUT}} = 10\text{ mA}$, frequency = 100 Hz, $C_{\text{OUT}} = 2.2\text{ }\mu\text{F}$				60		dB
OPERATING TEMPERATURE RANGE								
$T_{(\text{SD})}$	Junction shutdown temperature					175		$^\circ\text{C}$
$T_{(\text{HYST})}$	Hysteresis of thermal shutdown					20		$^\circ\text{C}$

(1) Dropout is not valid for the 2.5-V output because of the minimum input voltage limits.

6.6 Electrical Characteristics: Grade 0 Options

$V_{IN} = 14\text{-V}$, 10- μF ceramic output capacitor, grade 0 options (PWP package), $T_J = -40^\circ\text{C}$ to $+165^\circ\text{C}$, over operating ambient temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE AND CURRENT (IN)								
V_{IN}	Input voltage				$V_{\text{OUT}(\text{NOM})} + V_{(\text{Dropout})}$		40	V
$I_{(\text{SD})}$	Shutdown current	$EN = 0\text{ V}$				0.3	1	μA
$I_{(\text{Q})}$	Quiescent current	$V_{IN} = 6\text{ V to }40\text{ V}$, $EN \geq 2\text{ V}$, $I_{\text{OUT}} = 0\text{ mA}$				1.9	5	
		$V_{IN} = 6\text{ V to }40\text{ V}$, $EN \geq 2\text{ V}$, $I_{\text{OUT}} = 0.2\text{ mA}$				2.7	6.5	μA
$V_{(\text{IN, UVLO})}$	V_{IN} undervoltage detection	Ramp V_{IN} down until the output turns OFF					2.7	V
		Hysteresis				200		mV
ENABLE INPUT (EN)								
V_{IL}	Logic-input low level						0.7	V
V_{IH}	Logic-input high level				2			V
REGULATED OUTPUT (OUT)								
V_{OUT}	Regulated output	$V_{IN} = V_{\text{OUT}} + V_{(\text{Dropout})}$ to 14 V, $I_{\text{OUT}} = 1\text{ mA to }300\text{ mA}$			-1.5%		1.5%	


6.6 Electrical Characteristics: Grade 0 Options (continued)

$V_{IN} = 14\text{-V}$, 10- μF ceramic output capacitor, grade 0 options (PWP package), $T_J = -40^\circ\text{C}$ to $+165^\circ\text{C}$, over operating ambient temperature range (unless otherwise noted)


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{(\text{Line-Reg})}$	Line regulation	$V_{IN} = 6\text{ V to }40\text{ V}$, $I_{OUT} = 10\text{ mA}$			10	mV
$V_{(\text{Load-Reg})}$	Load regulation	$V_{IN} = 14\text{ V}$, $I_{OUT} = 1\text{ mA to }300\text{ mA}$			20	mV
$V_{(\text{Dropout})}$	Dropout voltage ⁽¹⁾	$V_{OUT(\text{NOM})} = 5\text{ V}$	$I_{OUT} = 300\text{ mA}$	630	1170	mV
			$I_{OUT} = 200\text{ mA}$	420	780	
			$I_{OUT} = 100\text{ mA}$	210	390	
		$V_{OUT} = 3.3\text{ V}$	$I_{OUT} = 300\text{ mA}$	730	1350	
			$I_{OUT} = 200\text{ mA}$	475	900	
			$I_{OUT} = 100\text{ mA}$		450	
I_{OUT}	Output current	V_{OUT} in regulation	0		300	mA
$I_{(\text{CL})}$	Output current limit	V_{OUT} short to $90\% \times V_{OUT}$	310	510	690	mA
PSRR	Power-supply ripple rejection	$V_{(\text{Ripple})} = 0.5\text{ V}_{PP}$, $I_{OUT} = 10\text{ mA}$, frequency = 100 Hz, $C_{OUT} = 2.2\text{ }\mu\text{F}$		60		dB
OPERATING TEMPERATURE RANGE						
$T_{(\text{SD})}$	Junction shutdown temperature			185		$^\circ\text{C}$
$T_{(\text{HYST})}$	Hysteresis of thermal shutdown			20		$^\circ\text{C}$

6.7 Typical Characteristics


$V_{IN} = 14\text{ V}$, $V_{EN} \geq 2\text{ V}$, $T_J = -40^\circ\text{C}$ to 150°C (unless otherwise noted)




6-1. Quiescent Current vs Output Current




6-2. Quiescent Current vs Input Voltage




6-3. Shutdown Current vs Ambient Temperature



6-4. Quiescent Current vs Ambient Temperature




6-5. Dropout Voltage vs Output Current




6-6. Dropout Voltage vs Ambient Temperature

6.7 Typical Characteristics (continued)


$V_{IN} = 14\text{ V}$, $V_{EN} \geq 2\text{ V}$, $T_J = -40^\circ\text{C}$ to 150°C (unless otherwise noted)




6-7. Output Voltage vs Ambient Temperature




6-8. Output Voltage vs Input Voltage




6-9. Output Current Limit vs Ambient Temperature



6-10. Load Regulation





6-11. Line Regulation



6-12. PSRR vs Frequency

6.7 Typical Characteristics (continued)

$V_{IN} = 14\text{ V}$, $V_{EN} \geq 2\text{ V}$, $T_J = -40^\circ\text{C}$ to 150°C (unless otherwise noted)




7 Detailed Description

7.1 Overview

The TPS7B82-Q1 is a 40-V, 300-mA low-dropout (LDO) linear regulator with ultra-low quiescent current. This voltage regulator consumes only 3 μ A of quiescent current at light load, and is designed for the automotive always-on application.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Device Enable (EN)

The EN pin is a high-voltage-tolerant pin. A high input activates the device and turns the regulation ON. Connect this pin to an external microcontroller or a digital circuit to enable and disable the device, or connect to the IN pin for self-bias applications.

7.3.2 Undervoltage Shutdown

This device has an integrated undervoltage lockout (UVLO) circuit to shut down the output if the input voltage (V_{IN}) falls below an internal UVLO threshold ($V_{(UVLO)}$). This threshold limit ensures that the regulator does not latch into an unknown state during low-input-voltage conditions. If the input voltage has a negative transient that drops below the UVLO threshold and recovers, the regulator shuts down and powers up with a normal power-up sequence when the input voltage is above the required level.

7.3.3 Current Limit

This device features current-limit protection to keep the device in a safe operating area when an overload or output short-to-ground condition occurs. This limit protects the device from excessive power dissipation. For example, during a short-circuit condition on the output, fault protection limits the current through the pass element to $I_{(LIM)}$ to protect the device from excessive power dissipation.

7.3.4 Thermal Shutdown

This device incorporates a thermal shutdown (TSD) circuit as a protection from overheating. For continuous normal operation, the junction temperature must not exceed the TSD trip point. The junction temperature exceeding the TSD trip point causes the output to turn off. When the junction temperature falls below the TSD trip point minus thermal shutdown hysteresis, the output turns on again.

7.4 Device Functional Modes

7.4.1 Operation With V_{IN} Lower Than 3 V

The device normally operates with input voltages above 3 V. The device can also operate at lower input voltages; the maximum UVLO voltage is 2.7 V. At input voltages below the actual UVLO voltage, the device does not operate.

7.4.2 Operation With V_{IN} Larger Than 3 V

When V_{IN} is greater than 3 V, if V_{IN} is also higher than the output set value plus the device dropout voltage, V_{OUT} is equal to the set value. Otherwise, V_{OUT} is equal to V_{IN} minus the dropout voltage.

8 Application and Implementation


注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくこととなります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

The TPS7B82-Q1 is a 300-mA, 40-V low-dropout linear regulator with ultra-low quiescent current. The PSpice transient model is available for download on the product folder and can be used to evaluate the basic function of the device.

8.2 Typical Application


 Figure 8-1 shows a typical application circuit for the TPS7B82-Q1. Different values of external components can be used, depending on the end application. An application may require a larger output capacitor during fast load steps to prevent a large drop on the output voltage. Use a low-ESR ceramic capacitor with a dielectric of type X5R or X7R.




図 8-1. TPS7B82-Q1 Typical Application Schematic

8.2.1 Design Requirements

For this design example, use the parameters listed in 表 8-1.

表 8-1. Design Requirements Parameters

PARAMETER	VALUE
Input voltage range	3 V to 40 V
Output voltage	5 V or 3.3 V
Output current	300 mA maximum

8.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
- Output voltage
- Output current


8.2.2.1 Input Capacitor

Although an input capacitor is not required for stability, good analog design practice is to connect a 10- μ F to 22- μ F capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple rejection, and PSRR. The voltage rating must be greater than the maximum input voltage.

8.2.2.2 Output Capacitor

To ensure the stability of the TPS7B82-Q1, the device requires an output capacitor with a value in the range from 1 μ F to 200 μ F and with an ESR range between 0.001 Ω and 5 Ω . Select a ceramic capacitor with low ESR to improve the load transient response.

8.2.3 Application Curve




8-2. TPS7B82-Q1 Power-Up Waveform (5 V)

8.3 Power Supply Recommendations


The device is designed to operate from an input voltage supply range from 3 V to 40 V. This input supply must be well regulated. If the input supply is located more than a few inches from the TPS7B82-Q1, add a capacitor with a value greater than or equal to 10 μ F with a 0.1- μ F bypass capacitor in parallel at the input.

8.4 Layout

8.4.1 Layout Guidelines

For LDO power supplies, especially high-voltage and large output current supplies, layout is an important step. If layout is not carefully designed, the regulator can fail to deliver enough output current because of thermal limitation. To improve the thermal performance of the device, and to maximize the current output at high ambient temperature, spread the copper under the thermal pad as far as possible and place enough thermal vias on the copper under the thermal pad.  8-3 shows an example layout.

8.4.2 Layout Example



 8-3. TPSB82-Q1 Example Layout Diagram

9 Device and Documentation Support

9.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

9.2 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

9.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

9.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.5 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated device. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7B8225QDGNRQ1	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 150	1QFX	Samples
TPS7B8233EPWPRQ1	ACTIVE	HTSSOP	PWP	14	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 165	7B8233E	Samples
TPS7B8233QDGNRQ1	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 150	1GGX	Samples
TPS7B8233QDRVRQ1	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	1ORH	Samples
TPS7B8233QKVURQ1	ACTIVE	TO-252	KVU	5	2500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 150	7B8233Q1	Samples
TPS7B8250EPWPRQ1	ACTIVE	HTSSOP	PWP	14	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 165	7B8250E	Samples
TPS7B8250QDGNRQ1	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 150	19TX	Samples
TPS7B8250QDRVRQ1	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	1UFH	Samples
TPS7B8250QKVURQ1	ACTIVE	TO-252	KVU	5	2500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 150	7B8250Q1	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7B8225QDGNRQ1	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS7B8233EPWPRQ1	HTSSOP	PWP	14	2500	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS7B8233QDGNRQ1	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS7B8233QKVURQ1	TO-252	KVU	5	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TPS7B8250EPWPRQ1	HTSSOP	PWP	14	2500	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS7B8250QDGNRQ1	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS7B8250QKVURQ1	TO-252	KVU	5	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7B8225QDGNRQ1	HVSSOP	DGN	8	2500	366.0	364.0	50.0
TPS7B8233EPWPRQ1	HTSSOP	PWP	14	2500	356.0	356.0	35.0
TPS7B8233QDGNRQ1	HVSSOP	DGN	8	2500	366.0	364.0	50.0
TPS7B8233QKVURQ1	TO-252	KVU	5	2500	340.0	340.0	38.0
TPS7B8250EPWPRQ1	HTSSOP	PWP	14	2500	356.0	356.0	35.0
TPS7B8250QDGNRQ1	HVSSOP	DGN	8	2500	366.0	364.0	50.0
TPS7B8250QKVURQ1	TO-252	KVU	5	2500	340.0	340.0	38.0

GENERIC PACKAGE VIEW


DGN 8

PowerPAD™ HVSSOP - 1.1 mm max height



3 x 3, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4225482/B



4225480/C 11/2024

NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

EXAMPLE BOARD LAYOUT


DGN0008G

PowerPAD™ HVSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X



SOLDER MASK DETAILS

4225480/C 11/2024

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

DGN0008G

PowerPAD™ HVSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
EXPOSED PAD 9:
100% PRINTED SOLDER COVERAGE BY AREA
SCALE: 15X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	1.76 X 2.11
0.125	1.57 X 1.89 (SHOWN)
0.15	1.43 X 1.73
0.175	1.33 X 1.60

4225480/C 11/2024

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW


PWP 14

PowerPAD TSSOP - 1.2 mm max height


4.4 x 5.0, 0.65 mm pitch

PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4224995/A



4229706/B 12/2023

NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may differ or may not be present.

EXAMPLE BOARD LAYOUT

PWP0014K

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4229706/B 12/2023

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

PWP0014K

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
 BASED ON 0.125 mm THICK STENCIL
 SCALE: 12X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	2.91 X 2.90
0.125	2.60 X 2.59 (SHOWN)
0.15	2.37 X 2.36
0.175	2.20 X 2.19

4229706/B 12/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW

DRV 6

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4206925/F



4222173/B 04/2018

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

DRV0006A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
SCALE:25X



SOLDER MASK DETAILS

4222173/B 04/2018

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

EXAMPLE STENCIL DESIGN

DRV0006A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD #7
88% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:30X

4222173/B 04/2018


NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

MECHANICAL DATA

KVU (R-PSFM-G5)


PLASTIC FLANGE-MOUNT PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - $\triangle C$ The center lead is in electrical contact with the exposed thermal tab.
 - D. Body Dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.006 (0,15) per side.
 - E. Falls within JEDEC TO-252 variation AD.

KVU (R-PSFM-G5)

PLASTIC FLANGE MOUNT PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-SM-782 is an alternate information source for PCB land pattern designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in thermal pad.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適したテキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、ます。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかるテキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated