TEXAS INSTRUMENTS
ADC081S101-MIL
JAJSDA9 – JUNE 2017

ADC081S101-MIL シングル・チャネル、0.5～1Msps、8ビットA/Dコンバータ

1 特長

- サンプリング・レート範囲全体にわたって定格内
- 6リードのWSONおよびSOT-23パッケージ
- 可変電力管理
- 2.7V～5.25V範囲の単一電源
- SPI™/QSPI™/MICROWIRE/DSP互換
- DNL: ±0.07LSB (標準値)
- INL: ±0.05LSB (標準値)
- SNR: 49.7dB (標準値)
- 消費電力
  - 3V電源: 2.0mW (標準値)
  - 5V電源: 10.0mW (標準値)

2 アプリケーション

- ポータブル・システム
- リモート・データ収集
- 計測および制御システム

3 概要

ADC081S101-MILは低消費電力のシングル・チャネルCMOS 8ビット・アナログ/デジタル・コンバータで、高速のシリアル・インターフェイスが搭載されています。単一のサンプリング・レートのみでパフォーマンスを規定する従来の手法とは異なり、ADC081S101-MILは500ksps～1Mspsのサンプリング・レート範囲全体にわたって完全に規定されています。コンバータは逐次比較レジスタのアーキテクチャをベースとし、内部的なトラック・アンド・ホールド回路を使用します。

出力のシリアル・データはストレート・バイナリで、SPI™、QSPI™、MICROWIREなどいくつかの標準に加えて、多くの一般的なDSPシリアル・インターフェイスと互換性があります。

ADC081S101-MILは2.7V～5.25Vの範囲の単一電源で動作します。+3Vまたは+5V電源を使用したときの通常の消費電力は、それぞれ2.0mWと10.0mWです。パワーダウン機能により、+5V電源の使用時に消費電力は2.5µWまで低下します。

ADC081S101-MILは、6リードのWSONおよびSOT-23パッケージで供給されます。産業用温度範囲の-40℃～+85℃での動作が保証されています。

製品情報(1)

型番	パッケージ	本体サイズ(公称)
ADC081S101-MIL	SOT-23 (6 DBV)	2.90×1.60mm
	WSON (6 NGF)	2.50×2.20mm

(1) 提供されているすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。

ブロック図



目次

4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

日付	改訂内容	注
2017年6月	*	初版

5 Pin Configuration and Functions

DBV or NGF Package
6-Lead SOT-23 or WSON
Top View



Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME		
ANALOG I/O			
3	V_{IN}	I	Analog input. This signal can range from 0 V to V_A.
DIGITAL I/O			
4	SCLK	I	Digital clock input. This clock directly controls the conversion and readout processes.
5	SDATA	O	Digital data output. The output samples are clocked out of this pin on falling edges of the SCLK pin.
6	$\overline{CS}$	I	Chip select. On the falling edge of $\overline{CS}$, a conversion process begins.
POWER SUPPLY			
1	V_A	P	Positive supply pin. This pin should be connected to a quiet +2.7-V to +5.25-V source and bypassed to GND with a 1-µF capacitor and a 0.1-µF monolithic capacitor located within 1 cm of the power pin.
2	GND	G	The ground return for the supply and signals.
PAD	GND	G	For package suffix CISD(X) only, it is recommended that the center pad should be connected to ground.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)(2)(3)

	MIN	MAX	UNIT
Analog supply voltage, V_A	–0.3	6.5	V
Voltage on any analog pin to GND	–0.3	V_A + 0.3	V
Input current at any pin(4)		±10	mA
Package input current(4)		±20	mA
Power consumption at T_A = 25°C		See(5)	
Junction temperature, T_J		150	°C
Storage temperature, T_{stg}	–65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltages are measured with respect to GND = 0 V, unless otherwise specified.
(3) If Military/Aerospace specified devices are required, please contact the TI Office/Distributors for availability and specifications.
(4) When the input voltage at any pin exceeds the power supply (that is, V_{IN} < GND or V_{IN} > V_A), the current at that pin must be limited to 10 mA. The 20 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 10 mA to two. These specifications do not apply to the V_A pin. The current into the V_A pin is limited by the analog supply voltage specification.
(5) The absolute maximum junction temperature ($T_J$max) for this device is 150°C. The maximum allowable power dissipation is dictated by $T_J$max, the junction-to-ambient thermal resistance (θ_{JA}), and the ambient temperature (T_A), and can be calculated using the formula $P_D MAX = (T_J max - T_A) / \theta_{JA}$. The values for maximum power dissipation listed above is reached only when the device is operated in a severe fault condition (that is, when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Such conditions must always be avoided.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge(1)	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(2)	±3500	V
		Machine model (MM)	±300	

(1) Human body model is 100-pF capacitor discharged through a 1.5-kΩ resistor. Machine model is 220 pF discharged through 0 Ω.
(2) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V_A	Supply voltage	2.7	5.25	V
	Digital input pins voltage (regardless of supply voltage)	–0.3	5.25	V
	Analog input pins voltage	0	V_A	V
	Clock frequency	25	20000	kHz
	Sample rate		1	Msps
T_A	Operating temperature	–40	85	°C

(1) All voltages are measured with respect to GND = 0 V, unless otherwise specified.

6.4 Thermal Information

THERMAL METRIC(1)		ADC081S021		UNIT
		DBV (SOT-23)	NGF (WSON)	
		6 PINS	6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	184.5	99.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	151.2	118.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	29.7	68.9	°C/W
ψ_{JT}	Junction-to-top characterization parameter	29.8	6.6	°C/W
ψ_{JB}	Junction-to-board characterization parameter	29.1	69.2	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	—	14.8	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

6.5 Electrical Characteristics

The following specifications apply for V_A = 2.7 V to 5.25 V, GND = 0V, f_{SCLK} = 10 MHz to 20 MHz, C_L = 15 pF f_{SAMPLE} = 500 ksps to 1 Msps, and T_A = 25°C, unless otherwise noted. (1)

PARAMETER		TEST CONDITIONS	MIN(2)	TYP	MAX(2)	UNIT
STATIC CONVERTER CHARACTERISTICS						
	Resolution with no missing codes				8	Bits
INL	Integral non-linearity	T_A = 25°C		±0.05		LSB
		$T_A = T_{MIN}$ to T_{MAX}			±0.3	
DNL	Differential non-linearity	T_A = 25°C		±0.07		LSB
		$T_A = T_{MIN}$ to T_{MAX}			±0.3	
V_{OFF}	Offset error	T_A = 25°C		±0.03		LSB
		$T_A = T_{MIN}$ to T_{MAX}			±0.3	
GE	Gain error	T_A = 25°C		±0.08		LSB
		$T_A = T_{MIN}$ to T_{MAX}			±0.4	LSB
TUE	Total unadjusted error	T_A = 25°C		±0.07		LSB
		$T_A = T_{MIN}$ to T_{MAX}			±0.3	
DYNAMIC CONVERTER CHARACTERISTICS						
SINAD	Signal-to-noise plus distortion ratio	V_A = 2.7 V to 5.25 V, f_{IN} = 100 kHz, –0.02 dBFS		49.7		dB
		$T_A = T_{MIN}$ to T_{MAX}	49			
SNR	Signal-to-noise ratio	V_A = 2.7 V to 5.25 V, f_{IN} = 100 kHz, –0.02 dBFS		49.7		dB
THD	Total harmonic distortion	V_A = 2.7 V to 5.25 V, f_{IN} = 100 kHz, –0.02 dBFS		–77		dB
		$T_A = T_{MIN}$ to T_{MAX}			–65	
SFDR	Spurious-free dynamic range	V_A = 2.7 V to 5.25 V, f_{IN} = 100 kHz, –0.02 dBFS		68		dB
		$T_A = T_{MIN}$ to T_{MAX}	65			
ENOB	Effective number of bits	V_A = 2.7 V to 5.25 V, f_{IN} = 100 kHz, –0.02 dBFS		7.9		Bits
		$T_A = T_{MIN}$ to T_{MAX}	7.8			
IMD	Intermodulation distortion, second order terms	V_A = 5.25 V, f_a = 103.5 kHz, f_b = 113.5 kHz		–68		dB
	Intermodulation distortion, third order terms	V_A = 5.25 V, f_a = 103.5 kHz, f_b = 113.5 kHz		–68		dB
FPBW	–3 dB full power bandwidth	V_A = 5 V		11		MHz
		V_A = 3 V		8		MHz

(1) Tested limits are ensured to TI's AOQL (Average Outgoing Quality Level).
(2) Data sheet minimum and maximum specification limits are specified by design, test, or statistical analysis.

Electrical Characteristics (continued)

The following specifications apply for V_A = 2.7 V to 5.25 V, GND = 0V, f_{SCLK} = 10 MHz to 20 MHz, C_L = 15 pF f_{SAMPLE} = 500 ksps to 1 Msps, and T_A = 25°C, unless otherwise noted. (1)

PARAMETER		TEST CONDITIONS	MIN(2)	TYP	MAX(2)	UNIT
ANALOG INPUT CHARACTERISTICS						
V_{IN}	Input range			0 to V_A		V
I_{DCL}	DC leakage current	$T_A = T_{MIN}$ to T_{MAX}			±1	µA
C_{INA}	Input capacitance	Track mode		30		pF
		Hold mode		4		pF
DIGITAL INPUT CHARACTERISTICS						
V_{IH}	Input high voltage	V_A = 5.25 V, $T_A = T_{MIN}$ to T_{MAX}	2.4			V
		V_A = 3.6 V, $T_A = T_{MIN}$ to T_{MAX}	2.1			V
V_{IL}	Input low voltage	V_A = 5 V, $T_A = T_{MIN}$ to T_{MAX}			0.8	V
		V_A = 3 V, $T_A = T_{MIN}$ to T_{MAX}			0.4	V
I_{IN}	Input current	V_{IN} = 0 V or V_A		±10		nA
		V_{IN} = 0 V or V_A, $T_A = T_{MIN}$ to T_{MAX}			±1	µA
C_{IND}	Digital input capacitance			2		pF
		$T_A = T_{MIN}$ to T_{MAX}			4	pF
DIGITAL OUTPUT CHARACTERISTICS						
V_{OH}	Output high voltage	I_{SOURCE} = 200 µA		V_A – 0.07		V
		I_{SOURCE} = 200 µA, $T_A = T_{MIN}$ to T_{MAX}	V_A – 0.2			V
		I_{SOURCE} = 1 mA		V_A – 0.1		V
V_{OL}	Output low voltage	I_{SINK} = 200 µA		0.03		V
		I_{SINK} = 200 µA, $T_A = T_{MIN}$ to T_{MAX}			0.4	V
		I_{SINK} = 1 mA		0.1		V
I_{OZH}, I_{OZL}	TRI-STATE leakage current			±0.1		µA
		$T_A = T_{MIN}$ to T_{MAX}			±10	µA
C_{OUT}	TRI-STATE output capacitance			2		pF
		$T_A = T_{MIN}$ to T_{MAX}			4	pF
	Output coding			Straight (natural) binary		
POWER SUPPLY CHARACTERISTICS						
V_A	Supply voltage	$T_A = T_{MIN}$ to T_{MAX}	2.7		5.25	V
I_A	Supply current, normal mode (operational, $\overline{CS}$ low)	V_A = 5.25 V, f_{SAMPLE} = 1 k\Msps, SOT-23 and WSON		2.0		mA
		V_A = 5.25 V, f_{SAMPLE} = 1 k\Msps, $T_A = T_{MIN}$ to T_{MAX}, SOT-23			3.2	mA
		V_A = 5.25 V, f_{SAMPLE} = 1 k\Msps, $T_A = T_{MIN}$ to T_{MAX}, WSON			2.6	mA
		V_A = 3.6 V, f_{SAMPLE} = 1 Msps, SOT-23 and WSON		0.6		mA
		V_A = 3.6 V, f_{SAMPLE} = 1 Msps, $T_A = T_{MIN}$ to T_{MAX}, SOT-23			1.5	mA
		V_A = 3.6 V, f_{SAMPLE} = 1 Msps, $T_A = T_{MIN}$ to T_{MAX}, WSON			1.1	mA
	Supply current, shutdown ($\overline{CS}$ high)	f_{SCLK} = 0 MHz, V_A = 5.25 V, f_{SAMPLE} = 0 ksps		500		nA
		f_{SCLK} = 20 MHz, V_A = 5.25 V, f_{SAMPLE} = 0 ksps		60		µA

Electrical Characteristics (continued)

The following specifications apply for V_A = 2.7 V to 5.25 V, GND = 0V, f_{SCLK} = 10 MHz to 20 MHz, C_L = 15 pF f_{SAMPLE} = 500 ksps to 1 Msps, and T_A = 25°C, unless otherwise noted. (1)

PARAMETER		TEST CONDITIONS	MIN(2)	TYP	MAX(2)	UNIT
P_D	Power consumption, normal mode (operational, $\overline{CS}$ low)	V_A = 5 V, SOT-23 and WSON		10		mW
		$T_A = T_{MIN}$ to T_{MAX}, V_A = 5 V, SOT-23			16	
		$T_A = T_{MIN}$ to T_{MAX} V_A = 5 V, WSON			13	
		V_A = 3 V, SOT-23 and WSON		2.0		mW
		$T_A = T_{MIN}$ to T_{MAX}, V_A = 3 V, SOT-23			4.5	
		$T_A = T_{MIN}$ to T_{MAX} V_A = 3 V, WSON			3.3	
	Power consumption, shutdown ($\overline{CS}$ high)	f_{SCLK} = 0 MHz, V_A = 5 V, f_{SAMPLE} = 0 ksps		2.5		µW
		f_{SCLK} = 20 MHz, V_A = 5 V, f_{SAMPLE} = 0 ksps		300		µW
AC ELECTRICAL CHARACTERISTICS						
f_{SCLK}	Clock frequency	$T_A = T_{MIN}$ to T_{MAX}, See(3)	10		20	MHz
f_S	Sample rate	See(3)		50		ksps
		$T_A = T_{MIN}$ to T_{MAX}, See(3)	500			
		$T_A = T_{MIN}$ to T_{MAX}			1	Msps
t_{HOLD}	Hold time, falling edges	$T_A = T_{MIN}$ to T_{MAX}			13	SCLK
DC	SCLK duty cycle	f_{SCLK} = 20 MHz		50%		
		$T_A = T_{MIN}$ to T_{MAX}, f_{SCLK} = 20 MHz	40%		60%	
t_{ACQ}	Minimum time required for acquisition	$T_A = T_{MIN}$ to T_{MAX}			350	ns
t_{QUIET}	Quiet time	$T_A = T_{MIN}$ to T_{MAX}, See(4)	50			ns
t_{AD}	Aperture delay			3		ns
t_{AJ}	Aperture jitter			30		ps

(3) This is the frequency range over which the electrical performance is ensured. The device is functional over a wider range which is specified under Operating Ratings.
(4) Minimum quiet time required by bus relinquish and the start of the next conversion.

6.6 Timing Requirements

The following specifications apply for V_A = 2.7 V to 5.25 V, GND = 0 V, f_{SCLK} = 10.0 MHz to 20.0 MHz, C_L = 25 pF, f_{SAMPLE} = 500 ksps to 1 Msps, and T_A = 25°C (unless otherwise noted).(1)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{CS}	Minimum $\overline{CS}$ pulse width	$T_A = T_{MIN}$ to T_{MAX}	10			ns
t_{SU}	$\overline{CS}$ to SCLK setup time	$T_A = T_{MIN}$ to T_{MAX}	10			ns
t_{EN}	Delay from $\overline{CS}$ until SDATA TRI-STATE disabled(2)	$T_A = T_{MIN}$ to T_{MAX}			20	ns
t_{ACC}	Data access time after SCLK falling edge(3)	V_A = 2.7 V to 3.6 V, $T_A = T_{MIN}$ to T_{MAX}			40	ns
		V_A = 4.75 V to 5.25 V, $T_A = T_{MIN}$ to T_{MAX}			20	ns
t_{CL}	SCLK low pulse width	$T_A = T_{MIN}$ to T_{MAX}	0.4 × t_{SCLK}			ns
t_{CH}	SCLK high pulse width	$T_A = T_{MIN}$ to T_{MAX}	0.4 × t_{SCLK}			ns
t_H	SCLK to data valid hold time	V_A = 2.7 V to 3.6 V, $T_A = T_{MIN}$ to T_{MAX}	7			ns
		V_A = 4.75 V to 5.25 V, $T_A = T_{MIN}$ to T_{MAX}	5			ns
t_{DIS}	SCLK falling edge to SDATA high impedance(4)	V_A = 2.7 V to 3.6 V, $T_A = T_{MIN}$ to T_{MAX}	6		25	ns
		V_A = 4.75 V to 5.25 V, $T_A = T_{MIN}$ to T_{MAX}	5		25	ns
$t_{POWER-UP}$	Power-up time from full power down	T_A = 25°C		1		µs

(1) Data sheet minimum and maximum specification limits are specified by design, test, or statistical analysis.
(2) Measured with the timing test circuit and defined as the time taken by the output signal to cross 1 V.
(3) Measured with the timing test circuit and defined as the time taken by the output signal to cross 1 V or 2 V.
(4) t_{DIS} is derived from the time taken by the outputs to change by 0.5 V with the timing test circuit. The measured number is then adjusted to remove the effects of charging or discharging the output capacitance. This means that t_{DIS} is the true bus relinquish time, independent of the bus loading.



Figure 1. Timing Test Circuit



Figure 2. ADC081S101-MIL Serial Timing Diagram

7 Typical Characteristics

T_A = +25°C, f_{SAMPLE} = 500 ksps to 1 Msps, f_{SCLK} = 10 MHz to 20 MHz, f_{IN} = 100 kHz unless otherwise stated.



Figure 3. Dnl F_{SCLK} = 10 MHz



Figure 4. Inl F_{SCLK} = 10 MHz



Figure 5. Dnl F_{SCLK} = 20 MHz



Figure 6. Inl F_{SCLK} = 20 MHz



Figure 7. Dnl vs Clock Frequency



Figure 8. Inl vs Clock Frequency

Typical Characteristics (continued)

T_A = +25°C, f_{SAMPLE} = 500 ksps to 1 Msps, f_{SCLK} = 10 MHz to 20 MHz, f_{IN} = 100 kHz unless otherwise stated.



Figure 9. Total Unadjusted Error vs Clock Frequency



Figure 10. SNR vs Clock Frequency



Figure 11. Sinad vs. Clock Frequency



Figure 12. Thd vs. Clock Frequency



Figure 13. Sfdr vs. Clock Frequency



Figure 14. Spectral Response, V_A = 5v F_{SCLK} = 10 MHz

Typical Characteristics (continued)

T_A = +25°C, f_{SAMPLE} = 500 ksps to 1 Msps, f_{SCLK} = 10 MHz to 20 MHz, f_{IN} = 100 kHz unless otherwise stated.



Figure 15. Spectral Response, V_A = 5v F_{SCLK} = 20 MHz



Figure 16. Power Consumption vs. Throughput, F_{SCLK} = 20 MHz

8 Detailed Description

8.1 Overview

The ADC081S101-MIL is a successive-approximation analog-to-digital converter designed around a charge-redistribution digital-to-analog converter core. Simplified schematics of the ADC081S101-MIL in both track and hold operation are shown in Figure 17 and Figure 18, respectively. In Figure 17, the device is in track mode: switch SW1 connects the sampling capacitor to the input, and SW2 balances the comparator inputs. The device is in this state until $\overline{CS}$ is brought low, at which point the device moves to hold mode.

8.2 Functional Block Diagram



8.3 Feature Description

The serial interface timing diagram for the ADC is shown in Figure 2. $\overline{CS}$ is chip select, which initiates conversions on the ADC and frames the serial data transfers. SCLK (serial clock) controls both the conversion process and the timing of serial data. SDATA is the serial data out pin, where a conversion result is found as a serial data stream.

Basic operation of the ADC begins with $\overline{CS}$ going low, which initiates a conversion process and data transfer. Subsequent rising and falling edges of SCLK will be labeled with reference to the falling edge of $\overline{CS}$; for example, "the third falling edge of SCLK" shall refer to the third falling edge of SCLK after $\overline{CS}$ goes low.

At the fall of $\overline{CS}$, the SDATA pin comes out of TRI-STATE, and the converter moves from track mode to hold mode. The input signal is sampled and held for conversion on the falling edge of $\overline{CS}$. The converter moves from hold mode to track mode on the 13th rising edge of SCLK (see Figure 2). It is at this point that the interval for the T_{ACQ} specification begins. At least 350ns must pass between the 13th rising edge of SCLK and the next falling edge of $\overline{CS}$. The SDATA pin will be placed back into TRI-STATE after the 16th falling edge of SCLK, or at the rising edge of $\overline{CS}$, whichever occurs first. After a conversion is completed, the quiet time t_{QUIET} must be satisfied before bringing $\overline{CS}$ low again to begin another conversion.

Sixteen SCLK cycles are required to read a complete sample from the ADC. The sample bits (including leading or trailing zeroes) are clocked out on falling edges of SCLK, and are intended to be clocked in by a receiver on subsequent falling edges of SCLK. The ADC will produce three leading zero bits on SDATA, followed by eight data bits, most significant first. After the data bits, the ADC will clock out four trailing zeros.

If $\overline{CS}$ goes low before the rising edge of SCLK, an additional (fourth) zero bit may be captured by the next falling edge of SCLK.

Feature Description (continued)

8.3.1 Determining Throughput

Throughput depends on the frequency of SCLK and how much time is allowed to elapse between the end of one conversion and the start of another. At the maximum specified SCLK frequency, the maximum ensured throughput is obtained by using a 20 SCLK frame. As shown in Figure 2, the minimum allowed time between $\overline{CS}$ falling edges is determined by 1) 12.5 SCLKs for Hold mode, 2) the larger of two quantities: either the minimum required time for Track mode (t_{ACQ}) or 2.5 SCLKs to finish reading the result and 3) 0, 1/2 or 1 SCLK padding to ensure an even number of SCLK cycles so there is a falling SCLK edge when $\overline{CS}$ next falls. For example, at the fastest rate for this family of parts, SCLK is 20MHz and 2.5 SCLKs are 125ns, so the minimum time between $\overline{CS}$ falling edges is calculated by:

12.5*50ns + 350ns + 0.5*50ns = 1000ns (1)

(12.5 SCLKs + t_{ACQ} + 1/2 SCLK) which corresponds to a maximum throughput of 1MSPS. At the slowest rate for this family, SCLK is 1MHz. Using a 20-cycle conversion frame as shown in Figure 2 yields a 20µs time between $\overline{CS}$ falling edges for a throughput of 50KSPS.

It is possible, however, to use fewer than 20 clock cycles provided the timing parameters are met. With a 1MHz SCLK, there are 2500ns in 2.5 SCLK cycles, which is greater than t_{ACQ}. After the last data bit has come out, the clock will need one full cycle to return to a falling edge. Thus the total time between falling edges of CS is 12.5*1µs +2.5*1µs +1*1µs=16µs which is a throughput of 62.5KSPS.

8.4 Device Functional Modes

Figure 18 shows the device in hold mode: switch SW1 connects the sampling capacitor to ground, maintaining the sampled voltage, and switch SW2 unbalances the comparator. The control logic then instructs the charge-redistribution DAC to add or subtract fixed amounts of charge from the sampling capacitor until the comparator is balanced. When the comparator is balanced, the digital word supplied to the DAC is the digital representation of the analog input voltage. The device moves from hold mode to track mode on the 13th rising edge of SCLK.



Figure 17. ADC081S101-MIL In Track Mode



Figure 18. ADC081S101-MIL In Hold Mode

8.4.1 ADC081S101-MIL Transfer Function

The output format of the ADC is straight binary. Code transitions occur midway between successive integer LSB values. The LSB width for the ADC is $V_A/256$. The ideal transfer characteristic is shown in Figure 19. The transition from an output code of 0000 0000 to a code of 0000 0001 is at 1/2 LSB, or a voltage of $V_A/512$. Other code transitions occur at steps of one LSB.

Device Functional Modes (continued)



Figure 19. Ideal Transfer Characteristic

8.4.2 Modes Of Operation

The ADC has two possible modes of operation: normal mode, and shutdown mode. The ADC enters normal mode (and a conversion process is begun) when $\overline{CS}$ is pulled low. The device will enter shutdown mode if $\overline{CS}$ is pulled high before the tenth falling edge of SCLK after $\overline{CS}$ is pulled low, or will stay in normal mode if $\overline{CS}$ remains low. Once in shutdown mode, the device will stay there until $\overline{CS}$ is brought low again. By varying the ratio of time spent in the normal and shutdown modes, a system may trade-off throughput for power consumption, with a sample rate as low as zero.

8.4.2.1 Normal Mode

The fastest possible throughput is obtained by leaving the ADC in normal mode at all times, so there are no power-up delays. To keep the device in normal mode continuously, $\overline{CS}$ must be kept low until after the 10th falling edge of SCLK after the start of a conversion (remember that a conversion is initiated by bringing $\overline{CS}$ low).

If $\overline{CS}$ is brought high after the 10th falling edge, but before the 16th falling edge, the device will remain in normal mode, but the current conversion will be aborted, and SDATA will return to TRI-STATE (truncating the output word).

Sixteen SCLK cycles are required to read all of a conversion word from the device. After sixteen SCLK cycles have elapsed, $\overline{CS}$ may be idled either high or low until the next conversion. If $\overline{CS}$ is idled low, it must be brought high again before the start of the next conversion, which begins when $\overline{CS}$ is again brought low.

After sixteen SCLK cycles, SDATA returns to TRI-STATE. Another conversion may be started, after t_{QUIET} has elapsed, by bringing $\overline{CS}$ low again.

8.4.2.2 Shutdown Mode

Shutdown mode is appropriate for applications that either do not sample continuously, or it is acceptable to trade throughput for power consumption. When the ADC is in shutdown mode, all of the analog circuitry is turned off.

To enter shutdown mode, a conversion must be interrupted by bringing $\overline{CS}$ back high anytime between the second and tenth falling edges of SCLK, as shown in Figure 20. Once $\overline{CS}$ has been brought high in this manner, the device will enter shutdown mode; the current conversion will be aborted and SDATA will enter TRI-STATE. If $\overline{CS}$ is brought high before the second falling edge of SCLK, the device will not change mode; this is to avoid accidentally changing mode as a result of noise on the $\overline{CS}$ line.

Device Functional Modes (continued)



Figure 20. Entering Shutdown Mode



Figure 21. Entering Normal Mode

To exit shutdown mode, bring $\overline{CS}$ back low. Upon bringing $\overline{CS}$ low, the ADC will begin powering up (power-up time is specified in the Timing Requirements). This power-up delay results in the first conversion result being unusable. The second conversion performed after power-up, however, is valid, as shown in Figure 21.

If $\overline{CS}$ is brought back high before the 10th falling edge of SCLK, the device will return to shutdown mode. This is done to avoid accidentally entering normal mode as a result of noise on the $\overline{CS}$ line. To exit shutdown mode and remain in normal mode, $\overline{CS}$ must be kept low until after the 10th falling edge of SCLK. The ADC will be fully powered-up after 16 SCLK cycles.

9 Applications Information

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Analog Input

An equivalent circuit for the ADC's input channel is shown in Figure 22. Diodes D1 and D2 provide ESD protection for the analog inputs. At no time should any input go beyond (V_A + 300 mV) or (GND − 300 mV), as these ESD diodes will begin conducting, which could result in erratic operation. For this reason, the ESD diodes should not be used to clamp the input signal.

The capacitor C1 in Figure 22 has a typical value of 4 pF, and is mainly the package pin capacitance. Resistor R1 is the on resistance of the multiplexer and track / hold switch, and is typically 500Ω. Capacitor C2 is the ADC sampling capacitor and is typically 26 pF. The ADC will deliver best performance when driven by a low-impedance source to eliminate distortion caused by the charging of the sampling capacitance. This is especially important when using the ADC to sample AC signals. Also important when sampling dynamic signals is an anti-aliasing filter.



Figure 22. Equivalent Input Circuit

9.1.1 Digital Inputs And Outputs

The ADC digital inputs (SCLK and $\overline{CS}$) are not limited by the same absolute maximum ratings as the analog inputs. The digital input pins are instead limited to +5.25V with respect to GND, regardless of V_A, the supply voltage. This allows the ADC to be interfaced with a wide range of logic levels, independent of the supply voltage.

9.2 Typical Application Circuit

A typical application of the ADC is shown in Figure 23. Power is provided in this example by the TI LP2950 low-dropout voltage regulator, available in a variety of fixed and adjustable output voltages. The power supply pin is bypassed with a capacitor network located close to the ADC. Because the reference for the ADC is the supply voltage, any noise on the supply will degrade device noise performance. To keep noise off the supply, use a dedicated linear regulator for this device, or provide sufficient decoupling from other circuitry to keep noise off the ADC supply pin. Because of the ADC's low power requirements, it is also possible to use a precision reference as a power supply to maximize performance. The four-wire interface is also shown connected to a microprocessor or DSP.

Typical Application Circuit (continued)



Figure 23. Typical Application Circuit

10 Power Supply Recommendations

The ADC takes time to power-up, either after first applying V_A, or after returning to normal mode from shutdown mode. This corresponds to one "dummy" conversion for any SCLK frequency within the specifications in this document. After this first dummy conversion, the ADC will perform conversions properly. Note that the t_{QUIET} time must still be included between the first dummy conversion and the second valid conversion.

When the V_A supply is first applied, the ADC may power up in either of the two modes: normal or shutdown. As such, one dummy conversion should be performed after start-up, as described in the previous paragraph. The part may then be placed into either normal mode or the shutdown mode, as described in *Normal Mode* and *Shutdown Mode*.

When the ADC is operated continuously in normal mode, the maximum ensured throughput is f_{SCLK} / 20 at the maximum specified f_{SCLK}. Throughput may be traded for power consumption by running f_{SCLK} at its maximum specified rate and performing fewer conversions per unit time, raising the ADC $\overline{CS}$ line after the 10th and before the 15th fall of SCLK of each conversion. A plot of typical power consumption versus throughput is shown in the *Typical Characteristics* section. To calculate the power consumption for a given throughput, multiply the fraction of time spent in the normal mode by the normal mode power consumption and add the fraction of time spent in shutdown mode multiplied by the shutdown mode power consumption. Note that the curve of power consumption vs. throughput is essentially linear. This is because the power consumption in the shutdown mode is so small that it can be ignored for all practical purposes.

10.1 Noise Considerations

The charging of any output load capacitance requires current from the power supply, V_A. The current pulses required from the supply to charge the output capacitance will cause voltage variations on the supply. If these variations are large enough, they could degrade SNR and SINAD performance of the ADC. Furthermore, discharging the output capacitance when the digital output goes from a logic high to a logic low will dump current into the die substrate, which is resistive. Load discharge currents will cause "ground bounce" noise in the substrate that will degrade noise performance if that current is large enough. The larger the output capacitance, the more current flows through the die substrate and the greater is the noise coupled into the analog channel, degrading noise performance.

To keep noise out of the power supply, keep the output load capacitance as small as practical. It is good practice to use a 100Ω series resistor at the ADC output, located as close to the ADC output pin as practical. This will limit the charge and discharge current of the output capacitance and improve noise performance.

11 デバイスおよびドキュメントのサポート

11.1 デバイス・サポート

11.1.1 デバイスの関連用語

アクイジション時間 は、入力電圧を取得するため必要な時間です。これは、ホールド・コンデンサが入力電圧まで充電されるため必要な時間です。アクイジション時間は、信号がサンプリングされ、その部分がトラックからホールドへ移動するとき、$\overline{CS}$の立ち下がりエッジから逆方向に測定されます。T_{ACQ}を含む時間インターバルの開始は、その部分がホールドからトラックへ移動するときの、前の変換におけるSCLKの13番目の立ち上がりエッジです。ユーザーは、パフォーマンス仕様を満たすため、SCLKの13番目の立ち上がりエッジと、次の$\overline{CS}$の立ち下がりエッジとの間の時間がT_{ACQ}を下回らないことを保証する必要があります。

アパーチャ遅延 は、入力信号が取得されるか、変換用にホールドされるときの、$\overline{CS}$の立ち下がりエッジ以後の時間です。

アパーチャ・ジッタ(アパーチャの不安定性) は、サンプル間でのアパーチャ遅延の偏差です。アパーチャ・ジッタは、出力にノイズとして現れます。

変換時間 は、入力電圧が取得されてから、ADC081S021によって入力電圧がデジタルのワードへ変換されるまでに必要な時間です。これは、入力信号がサンプリングされる$\overline{CS}$の立ち下がりエッジから、SDATA出力がTRI-STATEへ移行するSCLKの16番目の立ち下がりエッジまでを意味します。

微分非直線性(DNL) は、理想的なステップ・サイズである1 LSBからの最大偏差の測定値です。

デューティ・サイクル は、繰り返しのデジタル波形が1周期の合計時間のうちHIGHになる時間の割合です。ここでは、SCLKを基準とします。

実効ビット数(ENOBまたはEFFECTIVE BITS) は、信号対ノイズ+歪み比率(SINAD)を規定する別の方法です。ENOBは(SINAD - 1.76) / 6.02で定義され、コンバータがこの(ENOB)ビット数を持つ完全なADC081S021と等価であることを示します。

フルパワー帯域幅 は、再構築された出力基本波が、フルスケール入力について、低周波数の値より3dB低下する周波数の測定値です。

ゲイン誤差 は、最後のコード遷移[(111...110)から(111...111)]が、オフセット誤差の調整後に、理想値(V_{REF} - 1 LSB)とどれだけ差異があるかを示します。

積分非直線性(INL) は、それぞれのコードが、負のフルスケール(最初のコード遷移より½ LSBだけ下)と正のフルスケール(最後のコード遷移より½ LSBだけ上)との間に引かれた直線との間にどれだけ差異があるかの測定値です。任意のコードについて、この直線からの差異は、そのコード値の中間から測定されます。

相互変調歪み(IMD) は、2つの正弦周波数が同時にADC081S021の入力へ印加されたとき、その結果として新たなスペクトル成分が発生することです。2次および3次相互変調積の電力と、元の周波数における両方の電力の合計との比率と定義されます。IMDは通常、dB単位で表記されます。

欠損コード は、ADC081S021の出力に一切出現しない出力コードです。ADC081S021には、欠損コードが存在しないことが保証されています。

オフセット誤差 は、最初のコード遷移[(000...000)から(000...001)]と、理想値(すなわち、GND + 1 LSB)との差異です。

信号対ノイズ比(SNR) は、入力信号のRMS値と、サンプリング周波数の半分より低い他のすべてのスペクトル成分(高調波やDCは含まれません)の合計のRMS値との比率で、dB単位で表記されます。

信号対ノイズ+歪み比率(S/N+DまたはSINAD) は、入力信号のRMS値と、クロック周波数の半分より低い他のすべてのスペクトル成分(高調波を含みますが、DCは含まれません)のRMS値との比率で、dB単位で表記されます。

デバイス・サポート (continued)

スプリアス・フリー・ダイナミック・レンジ**(SFDR)** は、信号の望ましい振幅と、ピークのスプリアス・スペクトル成分の振幅との差で、dB単位で表記されます。ここでのスプリアス・スペクトル成分は、出力スペクトルに存在し、入力には存在しないすべての信号を指し、高調波の場合も、そうでない場合も含まれます。

全高調波歪み**(THD)** は、出力における最初の5つの高調波成分の合計RMSと、出力において観測される入力信号周波数のRMSレベルとの比で、dBまたはdBc単位で表記されます。THDは

$$THD = 20 \cdot \log_{10} \sqrt{\frac{A_{f2}^2 + \cdots + A_{f6}^2}{A_{f1}^2}}$$

で計算されます。ここで、A_{f1}は出力における入力周波数のRMS電力、A_{f2}からA_{f6}までは最初の5つの高調波周波数のRMS電力です。

スループット時間 は、2つの連続する変換の開始の間に必要な最小時間です。これは、アクイジション時間と変換時間の和です。

全未調整誤差 は、理想的な伝達関数からの、検出された最大の偏差です。このため、この値はフルスケール誤差、直線性誤差、オフセット誤差を含む包括的な仕様です。

11.2 ドキュメントのサポート

11.2.1 関連資料

関連資料については、以下を参照してください。

*『LP295x-Nシリーズ 可変Micropower電圧レギュレータ』*SNVS764

11.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「*通知を受け取る*」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.4 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™オンライン・コミュニティ ***TIのE2E (Engineer-to-Engineer) コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイディアを検討して、問題解決に役立てることができます。***

設計サポート ***TIの設計サポート*** **役に立つE2Eフォーラムや、設計サポート・ ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。**

11.5 商標

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.6 静電気放電に関する注意事項

これらのデバイスは、限定的なESD（静電破壊）保護機能を内 蔵しています。保存時または取り扱い時は、MOSゲートに対す る静電破壊を防止するために、リード線同士をショートさせて おくか、デバイスを導電フォームに入れる必要があります。

11.7 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
ADC081S101 MWC	Active	Production	WAFERSALE (YS) | 0	1 | OTHER	-	Call TI	Level-1-NA-UNLIM	-40 to 85	
ADC081S101-MWC.A	Active	Production	WAFERSALE (YS) | 0	1 | OTHER	-	Call TI	Level-1-NA-UNLIM	-40 to 85	

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件 、 TI の総合的な品質ガイドライン 、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

最終更新日：2025 年 10 月