


AMC1211-Q1 車載用、高インピーダンス、2V 入力、基本絶縁型アンプ

1 特長

- 車載アプリケーション用に AEC-Q100 認定済み:
 - 温度グレード 1: $-40^{\circ}\text{C} \sim +125^{\circ}\text{C}$, T_A
- 機能安全対応
 - 機能安全システムの設計に役立つ資料を利用可能
- 絶縁電圧測定用に最適化された 2V のハイ・インピーダンス入力電圧範囲
- 固定ゲイン: 1
- 小さい DC 誤差:
 - オフセット誤差: $\pm 1.5\text{mV}$ (最大値)
 - オフセットのドリフト: $\pm 10\mu\text{V}/^{\circ}\text{C}$ (最大値)
 - ゲイン誤差: $\pm 0.2\%$ (最大値)
 - ゲインのドリフト: $\pm 40\text{ppm}/^{\circ}\text{C}$ (最大値)
 - 非線形性: 0.04% (最大値)
- ハイサイドの 3.3V 動作
- 高い CMTI: $30\text{kV}/\mu\text{s}$ (最小値)
- ハイサイド電源喪失の通知
- 安全関連認証:
 - DIN EN IEC 60747-17 (VDE 0884-17) に準拠した基本絶縁耐圧: 4250V_{PK}
 - UL 1577 に準拠した絶縁耐圧: $3000\text{V}_{\text{RMS}}$ (1 分間)

2 アプリケーション

- 次の用途での絶縁型電圧センシング:
 - トラクション・インバータ
 - オンボード・チャージャ
 - DC/DC コンバータ



概略回路図

3 概要

AMC1211-Q1 は、磁気干渉に対して高い耐性を示す容量性絶縁バリアによって入力回路から分離された出力を備えた高精度の絶縁型アンプです。この絶縁バリアは、DIN EN IEC 60747-17 (VDE 0884-17) および UL1577 に従って最大 3kV_{RMS} の基本ガルバニック絶縁を達成していることが認証されており、最大 $1000\text{V}_{\text{RMS}}$ の動作電圧に対応しています。

この絶縁バリアは、異なる同相電圧レベルで動作するシステム領域を分離し、電氣的損傷を生じさせる可能性がある電圧またはオペレータに害を及ぼす可能性がある電圧から低電圧側を保護します。

AMC1211-Q1 のハイ・インピーダンス入力は、ハイ・インピーダンスの抵抗分割器またはその他のハイ・インピーダンスの電圧信号源と接続するように最適化されています。優れた DC 精度と低い温度ドリフトにより、閉ループ・システムでの高精度の絶縁電圧検出と制御をサポートします。ハイサイド電源喪失の検出機能が内蔵されているため、システム・レベルの設計や診断が容易になります。

AMC1211-Q1 は、幅広の 8 ピン SOIC パッケージで供給され、車載用アプリケーション向けに AEC-Q100 認定済みで、 $-40^{\circ}\text{C} \sim +125^{\circ}\text{C}$ の温度範囲に対応しています。

パッケージ情報 (1)

部品番号	パッケージ	本体サイズ (公称)
AMC1211-Q1	DWV (SOIC, 8)	5.85mm × 7.50mm

- (1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。



Table of Contents

1 特長	1	7.1 Overview.....	18
2 アプリケーション	1	7.2 Functional Block Diagram.....	18
3 概要	1	7.3 Feature Description.....	18
4 Revision History	2	7.4 Device Functional Modes.....	20
5 Pin Configuration and Functions	3	8 Application and Implementation	21
6 Specifications	4	8.1 Application Information.....	21
6.1 Absolute Maximum Ratings.....	4	8.2 Typical Application.....	21
6.2 ESD Ratings.....	4	8.3 Best Design Practices.....	24
6.3 Recommended Operating Conditions.....	4	8.4 Power Supply Recommendations.....	24
6.4 Thermal Information.....	5	8.5 Layout.....	25
6.5 Power Ratings.....	5	9 Device and Documentation Support	26
6.6 Insulation Specifications.....	6	9.1 Documentation Support.....	26
6.7 Safety-Related Certifications.....	7	9.2 Receiving Notification of Documentation Updates.....	26
6.8 Safety Limiting Values.....	7	9.3 サポート・リソース.....	26
6.9 Electrical Characteristics.....	8	9.4 Trademarks.....	26
6.10 Switching Characteristics.....	10	9.5 Electrostatic Discharge Caution.....	26
6.11 Timing Diagram.....	10	9.6 Glossary.....	26
6.12 Insulation Characteristics Curves.....	11	10 Mechanical, Packaging, and Orderable Information	26
6.13 Typical Characteristics.....	12		
7 Detailed Description	18		

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision B (June 2022) to Revision C (November 2022)	Page
「特長」セクションの CMTI 定格を 100kV/μs (最小値) から 30kV/μs (最小値) に訂正.....	1
Added specified ambient temperature range to <i>Recommended Operating Conditions</i> table.....	4
Corrected <i>Rise, Fall, and Delay Time Definition</i> timing diagram.....	10

Changes from Revision A (June 2020) to Revision B (June 2022)	Page
絶縁規格を DIN VDE V 0884-11 (VDE V 0884-11) から DIN EN IEC 60747-17 (VDE 0884-17) に変更し、それに 応じて「絶縁仕様」と「安全関連認証」の表を更新.....	1
製品名を AMC1211A-Q1 から AMC1211-Q1 に変更 (注文可能型番に影響はなし).....	1
「特長」セクションを変更.....	1
Changed pin names: VIN to IN, VOUTP to OUTP, and VOUTN to OUTN.....	3
Merged V_{OS} specs for $4.5V \leq VDD1 \leq 5.5V$ and $3.0V \leq VDD1 \leq 5.5V$ ranges.....	8
Changed VDD1 DC PSRR from –65 dB (typical) to –80 dB (typical).....	8
Changed VDD1 _{UV} (VDD1 falling) from 1.75 V / 2.53 V / 2.7 V to 2.4 V / 2.6 V / 2.8 V (minimum / typical / maximum).....	8
Changed <i>Rise, Fall, and Delay Time Definition</i> timing diagram.....	10
Changed <i>Isolation Capacitor Lifetime Projection</i> figure.....	11
Changed functional block diagram.....	18
Deleted <i>Failsafe Output</i> section, added <i>Analog Output</i> section.....	20
Changed <i>Typical Application</i> section and subsections.....	21
Changed <i>What To Do and What Not To Do</i> section.....	24
Changed <i>Layout</i> section.....	25

5 Pin Configuration and Functions




图 5-1. DWV Package, 8-Pin SOIC (Top View)

表 5-1. Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME		
1	VDD1	High-side power	High-side power supply ⁽¹⁾
2	IN	Analog input	Analog input
3	SHTDN	Digital input	Shutdown input, active high, with internal pullup resistor (typical value: 100 kΩ)
4	GND1	High-side ground	High-side analog ground
5	GND2	Low-side ground	Low-side analog ground
6	OUTN	Analog output	Inverting analog output
7	OUTP	Analog output	Noninverting analog output
8	VDD2	Low-side power	Low-side power supply ⁽¹⁾

(1) See the [Power Supply Recommendations](#) section for power-supply decoupling recommendations.

6 Specifications

6.1 Absolute Maximum Ratings

see⁽¹⁾

		MIN	MAX	UNIT
Power-supply voltage	High-side VDD1 to GND1	-0.3	6.5	V
	Low-side VDD2 to GND2	-0.3	6.5	
Input voltage	IN	GND1 – 6	VDD1 + 0.5	V
	SHTDN	GND1 – 0.5	VDD1 + 0.5	
Output voltage	OUTP, OUTN	GND2 – 0.5	VDD2 + 0.5	V
Input current	Continuous, any pin except power-supply pins	-10	10	mA
Temperature	Junction, T _J		150	°C
	Storage, T _{stg}	-65	150	

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾ , HBM ESD classification Level 2	±2000	V
		Charged-device model (CDM), per AEC Q100-011, CDM ESD classification Level C6	±1000	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

				MIN	NOM	MAX	UNIT
POWER SUPPLY							
	High-side power supply	VDD1 to GND1		3	5	5.5	V
	Low-side power supply	VDD2 to GND2		3	3.3	5.5	V
ANALOG INPUT							
V _{Clipping}	Input voltage before clipping output	IN to GND1			2.516		V
V _{FSR}	Specified linear full-scale voltage	IN to GND1		-0.1		2	V
ANALOG OUTPUT							
C _{LOAD}	Capacitive load	On OUTP or OUTN to GND2				500	pF
		OUTP to OUTN				250	
R _{LOAD}	Resistive load	On OUTP or OUTN to GND2			10	1	kΩ
DIGITAL INPUT							
	Input voltage	SHTDN to GND1		0		VDD1	V
TEMPERATURE RANGE							
T _A	Specified ambient temperature			-40		125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		DWV (SOIC)	UNIT
		8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	84.6	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	28.3	°C/W
R _{θJB}	Junction-to-board thermal resistance	41.1	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	4.9	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	39.1	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Power Ratings

PARAMETER	TEST CONDITIONS	VALUE	UNIT
P _D	VDD1 = VDD2 = 5.5 V	98	mW
	VDD1 = VDD2 = 3.6V	56	
P _{D1}	VDD1 = 5.5 V	53	mW
	VDD1 = 3.6 V	30	
P _{D2}	VDD2 = 5.5 V	45	mW
	VDD2 = 3.6 V	26	

6.6 Insulation Specifications

over operating ambient temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	VALUE	UNIT
GENERAL				
CLR	External clearance ⁽¹⁾	Shortest pin-to-pin distance through air	≥ 8.5	mm
CPG	External creepage ⁽¹⁾	Shortest pin-to-pin distance across the package surface	≥ 8.5	mm
DTI	Distance through insulation	Minimum internal gap (internal clearance) of the insulation	≥ 21	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	≥ 600	V
	Material group	According to IEC 60664-1	I	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 150 V _{RMS}	I-IV	
		Rated mains voltage ≤ 300 V _{RMS}	I-III	
DIN EN IEC 60747-17 (VDE 0884-17)⁽²⁾				
V _{IORM}	Maximum repetitive peak isolation voltage	At AC voltage	1400	V _{PK}
V _{IOWM}	Maximum-rated isolation working voltage	At AC voltage (sine wave)	1000	V _{RMS}
		At DC voltage	1400	V _{DC}
V _{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} , t = 60 s (qualification test), V _{TEST} = 1.2 × V _{IOTM} , t = 1 s (100% production test)	4250	V _{PK}
V _{IMP}	Maximum impulse voltage ⁽³⁾	Tested in air, 1.2/50-μs waveform per IEC 62368-1	6000	V _{PK}
V _{IOSM}	Maximum surge isolation voltage ⁽⁴⁾	Tested in oil (qualification test), 1.2/50-μs waveform per IEC 62368-1	7800	V _{PK}
q _{pd}	Apparent charge ⁽⁵⁾	Method a, after input/output safety test subgroups 2 and 3, V _{pd(ini)} = V _{IOTM} , t _{ini} = 60 s, V _{pd(m)} = 1.2 × V _{IORM} , t _m = 10 s	≤ 5	pC
		Method a, after environmental tests subgroup 1, V _{pd(ini)} = V _{IOTM} , t _{ini} = 60 s, V _{pd(m)} = 1.3 × V _{IORM} , t _m = 10 s	≤ 5	
		Method b1, at preconditioning (type test) and routine test, V _{pd(ini)} = V _{IOTM} , t _{ini} = 1 s, V _{pd(m)} = 1.5 × V _{IORM} , t _m = 1 s	≤ 5	
		Method b2, at routine test (100% production) ⁽⁷⁾ , V _{pd(ini)} = V _{IOTM} = V _{pd(m)} ; t _{ini} = t _m = 1 s	≤ 5	
C _{IO}	Barrier capacitance, input to output ⁽⁶⁾	V _{IO} = 0.5 V _{PP} at 1 MHz	~1.5	pF
R _{IO}	Insulation resistance, input to output ⁽⁶⁾	V _{IO} = 500 V at T _A = 25°C	> 10 ¹²	Ω
		V _{IO} = 500 V at 100°C ≤ T _A ≤ 125°C	> 10 ¹¹	
		V _{IO} = 500 V at T _S = 150°C	> 10 ⁹	
	Pollution degree		2	
	Climatic category		55/125/21	
UL1577				
V _{ISO}	Withstand isolation voltage	V _{TEST} = V _{ISO} , t = 60 s (qualification test), V _{TEST} = 1.2 × V _{ISO} , t = 1 s (100% production test)	3000	V _{RMS}

- (1) Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Care must be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a PCB are used to help increase these specifications.
- (2) This coupler is suitable for *safe electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air to determine the surge immunity of the package.
- (4) Testing is carried out in oil to determine the intrinsic surge immunity of the isolation barrier.
- (5) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (6) All pins on each side of the barrier are tied together, creating a two-pin device.
- (7) Either method b1 or b2 is used in production.

6.7 Safety-Related Certifications

VDE	UL
DIN EN IEC 60747-17 (VDE 0884-17), EN IEC 60747-17, DIN EN 61010-1 (VDE 0411-1) Clause : 6.4.3 ; 6.7.1.3 ; 6.7.2.1 ; 6.7.2.2 ; 6.7.3.4.2 ; 6.8.3.1	Recognized under 1577 component recognition and CSA component acceptance NO 5 programs
Basic insulation	Single protection
Certificate number: 40047657	File number: E181974

6.8 Safety Limiting Values

Safety limiting⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to over-heat the die and damage the isolation barrier potentially leading to secondary system failures.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _S	Safety input, output, or supply current	R _{θJA} = 84.6°C/W, VDDx = 5.5 V, T _J = 150°C, T _A = 25°C			268	mA
		R _{θJA} = 84.6°C/W, VDDx = 3.6 V, T _J = 150°C, T _A = 25°C			410	
P _S	Safety input, output, or total power	R _{θJA} = 84.6°C/W, T _J = 150°C, T _A = 25°C			1477	mW
T _S	Maximum safety temperature				150	°C

- (1) The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S and P_S parameters represent the safety current and safety power, respectively. Do not exceed the maximum limits of I_S and P_S. These limits vary with the ambient temperature, T_A.

The junction-to-air thermal resistance, R_{θJA}, in the [Thermal Information](#) table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

$T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device.

$T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$, where T_{J(max)} is the maximum junction temperature.

$P_S = I_S \times VDD_{max}$, where VDD_{max} is the maximum supply voltage for high-side and low-side.

6.9 Electrical Characteristics

typical specifications are at $T_A = 25^\circ\text{C}$, $V_{DD1} = 5\text{ V}$, and $V_{DD2} = 3.3\text{ V}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUT						
V_{OS}	Input offset voltage ^{(1) (2)}	$T_A = 25^\circ\text{C}$ ⁽³⁾	-1.5	± 0.4	1.5	mV
TCV_{OS}	Input offset thermal drift ^{(1) (2) (5)}		-10	± 3	10	$\mu\text{V}/^\circ\text{C}$
R_{IN}	Input resistance	$T_A = 25^\circ\text{C}$		1		$\text{G}\Omega$
I_{IB}	Input bias current	$I_N = \text{GND1}$, $T_A = 25^\circ\text{C}$	-15	3.5	15	nA
C_{IN}	Input capacitance	$f_{IN} = 275\text{ kHz}$		7		pF
ANALOG OUTPUT						
	Nominal gain			1		V/V
E_G	Gain error ⁽¹⁾	$T_A = 25^\circ\text{C}$	-0.2%	$\pm 0.05\%$	0.2%	
TCE_G	Gain error drift ^{(1) (6)}		-40	± 5	40	ppm/ $^\circ\text{C}$
	Nonlinearity ⁽¹⁾		-0.04%	$\pm 0.01\%$	0.04%	
THD	Total harmonic distortion ⁽⁴⁾	$V_{IN} = 2 V_{PP}$, $V_{IN} > 0\text{ V}$, $f_{IN} = 10\text{ kHz}$, $\text{BW} = 10\text{ kHz}$		-87		dB
SNR	Signal-to-noise ratio	$V_{IN} = 2 V_{PP}$, $f_{IN} = 1\text{ kHz}$, $\text{BW} = 10\text{ kHz}$	79	82.6		dB
		$V_{IN} = 2 V_{PP}$, $f_{IN} = 10\text{ kHz}$, $\text{BW} = 100\text{ kHz}$		70.9		
	Output noise	$V_{IN} = \text{GND1}$, $\text{BW} = 100\text{ kHz}$		220		μV_{rms}
PSRR	Power-supply rejection ratio ⁽²⁾	vs V_{DD1} , at DC		-80		dB
		vs V_{DD2} , at DC		-85		
		vs V_{DD1} , 10 kHz / 100-mV ripple		-65		
		vs V_{DD2} , 10 kHz / 100-mV ripple		-70		
V_{CMout}	Output common-mode voltage		1.39	1.44	1.49	V
$V_{CLIPout}$	Clipping differential output voltage	$V_{OUT} = (V_{OUTP} - V_{OUTN})$; $V_{IN} > V_{Clipping}$		2.49		V
$V_{FAILSAFE}$	Failsafe differential output voltage	SHTDN = high, or V_{DD1} undervoltage, or V_{DD1} missing		-2.6	-2.5	V
BW	Output bandwidth		220	275		kHz
R_{OUT}	Output resistance	On OUTP or OUTN		<0.2		Ω
	Output short-circuit current	On OUTP or OUTN, sourcing or sinking, $I_N = \text{GND1}$, outputs shorted to either GND or V_{DD2}		14		mA
CMTI	Common-mode transient immunity		30	45		$\text{kV}/\mu\text{s}$

6.9 Electrical Characteristics (continued)

typical specifications are at $T_A = 25^\circ\text{C}$, $V_{DD1} = 5\text{ V}$, and $V_{DD2} = 3.3\text{ V}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGITAL INPUT						
I_{IN}	Input current	SHTDN pin, $GND1 \leq SHTDN \leq V_{DD1}$	-70		1	μA
C_{IN}	Input capacitance	SHTDN pin		5		pF
V_{IH}	High-level input voltage		$0.7 \times V_{DD1}$			V
V_{IL}	Low-level input voltage				$0.3 \times V_{DD1}$	V
POWER SUPPLY						
$V_{DD1_{UV}}$	VDD1 undervoltage detection threshold	VDD1 rising	2.5	2.7	2.9	V
		VDD1 falling	2.4	2.6	2.8	
$V_{DD2_{UV}}$	VDD2 undervoltage detection threshold	VDD2 rising	2.2	2.45	2.65	V
		VDD2 falling	1.85	2.0	2.2	
I_{DD1}	High-side supply current	$3.0\text{ V} < V_{DD1} < 3.6\text{ V}$, SHTDN = low		6.0	8.4	mA
		$4.5\text{ V} < V_{DD1} < 5.5\text{ V}$, SHTDN = low		7.1	9.7	
		SHTDN = VDD1		1.3		μA
I_{DD2}	Low-side supply current	$3.0\text{ V} < V_{DD2} < 3.6\text{ V}$		5.3	7.2	mA
		$4.5\text{ V} < V_{DD2} < 5.5\text{ V}$		5.9	8.1	

- (1) The typical value includes one standard deviation (σ) at nominal operating conditions.
- (2) This parameter is input referred.
- (3) The typical value is at $V_{DD1} = 3.3\text{ V}$.
- (4) THD is the ratio of the rms sum of the amplitudes of first five higher harmonics to the amplitude of the fundamental.
- (5) Offset error temperature drift is calculated using the box method, as described by the following equation:

$$TCV_{OS} = (Value_{MAX} - Value_{MIN}) / TempRange$$
- (6) Gain error temperature drift is calculated using the box method, as described by the following equation:


$$TCE_G (\text{ppm}) = (Value_{MAX} - Value_{MIN}) / (Value_{(T=25^\circ\text{C})} \times TempRange) \times 10^6$$

6.10 Switching Characteristics

over operating ambient temperature range (unless otherwise noted)


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_r	Output signal rise time			1.3		μs
t_f	Output signal fall time			1.3		μs
t_{AS}	Analog settling time	VDD1 step to 3.0 V with VDD2 \geq 3.0 V, to V _{OUTP} , V _{OUTN} valid, 0.1% settling		50	100	μs
t_{EN}	Device enable time	SHTDN high to low		50	100	μs
t_{SHTDN}	Device shutdown time	SHTDN low to high		3	10	μs

6.11 Timing Diagram




6-1. Rise, Fall, and Delay Time Definition


6.12 Insulation Characteristics Curves



6-2. Thermal Derating Curve for Safety-Limiting Current per VDE



6-3. Thermal Derating Curve for Safety-Limiting Power per VDE




T_A up to 150°C, stress-voltage frequency = 60 Hz, isolation working voltage = 1000 V_{RMS} , operating lifetime = 31 years


6-4. Isolation Capacitor Lifetime Projection

6.13 Typical Characteristics


at VDD1 = 5 V, VDD2 = 3.3 V, SHTDN = 0 V, $f_{IN} = 10$ kHz, and BW = 100 kHz (unless otherwise noted)




6-5. Input Offset Voltage vs Supply Voltage




6-6. Input Offset Voltage vs Temperature




6-7. Input Offset Voltage vs Temperature



6-8. Input Capacitance vs Input Signal Frequency









6-9. Input Bias Current vs High-Side Supply Voltage



6-10. Input Bias Current vs Temperature


6.13 Typical Characteristics (continued)

at VDD1 = 5 V, VDD2 = 3.3 V, SHTDN = 0 V, f_{IN} = 10 kHz, and BW = 100 kHz (unless otherwise noted)




6.13 Typical Characteristics (continued)

at VDD1 = 5 V, VDD2 = 3.3 V, SHTDN = 0 V, f_{IN} = 10 kHz, and BW = 100 kHz (unless otherwise noted)




6.13 Typical Characteristics (continued)


at VDD1 = 5 V, VDD2 = 3.3 V, SHTDN = 0 V, f_{IN} = 10 kHz, and BW = 100 kHz (unless otherwise noted)




6-23. Signal-to-Noise Ratio vs Supply Voltage




6-24. Signal-to-Noise Ratio vs Temperature




6-25. Power-Supply Rejection Ratio vs Ripple Frequency



6-26. Output Common-Mode Voltage vs Low-Side Supply Voltage



6-27. Output Common-Mode Voltage vs Temperature



6-28. Output Bandwidth vs Low-Side Supply Voltage

6.13 Typical Characteristics (continued)

at VDD1 = 5 V, VDD2 = 3.3 V, SHTDN = 0 V, $f_{IN} = 10$ kHz, and BW = 100 kHz (unless otherwise noted)




Figure 6-29. Output Bandwidth vs Temperature




Figure 6-30. Supply Current vs Supply Voltage




Figure 6-31. Supply Current vs Temperature




Figure 6-32. Output Rise and Fall Time vs Low-Side Supply Voltage




Figure 6-33. Output Rise and Fall Time vs Temperature





Figure 6-34. IN to OUTP, OUTN Signal Delay vs Low-Side Supply Voltage

6.13 Typical Characteristics (continued)

at VDD1 = 5 V, VDD2 = 3.3 V, SHTDN = 0 V, f_{IN} = 10 kHz, and BW = 100 kHz (unless otherwise noted)



6-35. IN to OUTP, OUTN Signal Delay vs Temperature


7 Detailed Description

7.1 Overview

The AMC1211-Q1 is a precision, single-ended input, isolated amplifier with a high input impedance and wide input voltage range. The input stage of the device drives a second-order, delta-sigma ($\Delta\Sigma$) modulator. The modulator converts the analog input signal into a digital bitstream that is transferred across the isolation barrier and separates the high-side from the low-side. On the low-side, the received bitstream is processed by a fourth-order analog filter that outputs a differential signal at the OUTP and OUTN pins proportional to the input signal.

The SiO₂-based, capacitive isolation barrier supports a high level of magnetic field immunity, as described in the [ISO72x Digital Isolator Magnetic-Field Immunity application note](#). The digital modulation used in the AMC1211-Q1 to transmit data across the isolation barrier, and the isolation barrier characteristics, result in high reliability and high common-mode transient immunity.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Analog Input

The single-ended, high-impedance input stage of the AMC1211-Q1 feeds a second-order, switched-capacitor, feed-forward $\Delta\Sigma$ modulator. The modulator converts the analog signal into a bitstream that is transferred across the isolation barrier, as described in the [Isolation Channel Signal Transmission](#) section.

There are two restrictions on the analog input signal IN. First, if the input voltage V_{IN} exceeds the range specified in the [Absolute Maximum Ratings](#) table, the input current must be limited to the absolute maximum value because the electrostatic discharge (ESD) protection turns on. Secondly, the linearity and parametric performance of the device is ensured only when the analog input voltage remains within the linear full-scale range (V_{FSR}) as specified in the [Recommended Operating Conditions](#) table.

7.3.2 Isolation Channel Signal Transmission

The AMC1211-Q1 uses an on-off keying (OOK) modulation scheme, as shown in [Figure 7-1](#), to transmit the modulator output bitstream across the SiO₂-based isolation barrier. The transmit driver (TX) shown in the [Functional Block Diagram](#) transmits an internally-generated, high-frequency carrier across the isolation barrier to represent a digital *one* and does not send a signal to represent a digital *zero*. The nominal frequency of the carrier used inside the AMC1211-Q1 is 480 MHz.

The receiver (RX) on the other side of the isolation barrier recovers and demodulates the signal and provides the input to the fourth-order analog filter. The AMC1211-Q1 transmission channel is optimized to achieve the highest level of common-mode transient immunity (CMTI) and lowest level of radiated emissions caused by the high-frequency carrier and RX/TX buffer switching.




Figure 7-1. OOK-Based Modulation Scheme

7.3.3 Analog Output

The AMC1211-Q1 provides a differential analog output on the OUTP and OUTN pins. For input voltages of V_{IN} in the range from -0.1 V to $+2$ V, the device provides a linear response with a nominal gain of 1. For example, for an input voltage of 2 V, the differential output voltage ($V_{OUTP} - V_{OUTN}$) is 2 V. At zero input (IN shorted to GND1), both pins output the same common-mode output voltage V_{CMout} , as specified in the [Electrical Characteristics](#) table. For input voltages greater than 2 V but less than approximately 2.5 V, the differential output voltage continues to increase but with reduced linearity performance. The outputs saturate at a differential output voltage of $V_{CLIPout}$, as shown in [Figure 7-2](#), if the input voltage exceeds the $V_{Clipping}$ value.




Figure 7-2. Output Behavior of the AMC1211-Q1

The AMC1211-Q1 output offers a fail-safe feature that simplifies diagnostics on a system level. [Figure 7-2](#) shows the fail-safe mode, in which the AMC1211-Q1 outputs a negative differential output voltage that does not occur under normal operating conditions. The fail-safe output is active in three cases:

- When the high-side supply VDD1 of the AMC1211-Q1 device is missing
- When the high-side supply VDD1 falls below the undervoltage threshold $VDD1_{UV}$
- When the SHTDN pin is pulled high

Use the maximum $V_{FAILSAFE}$ voltage specified in the [Electrical Characteristics](#) table as a reference value for fail-safe detection on a system level.

7.4 Device Functional Modes

The AMC1211-Q1 is operational when the power supplies VDD1 and VDD2 are applied, as specified in the [Recommended Operating Conditions](#) table.

8 Application and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

The high input impedance, low input bias current, low AC and DC errors, and low temperature drift make the AMC1211-Q1 a high-performance solution for automotive applications where voltage sensing in the presence of high common-mode voltage levels is required.

8.2 Typical Application

図 8-1 shows an OBC that uses the AMC1211-Q1 to monitor the DC bus voltage that can be as high as 600 V. The DC bus voltage is divided down to an approximate 2-V level across the bottom resistor (RSNS) of a high-impedance resistive divider that is sensed by the AMC1211-Q1. The output of the AMC1211-Q1 is a differential analog output voltage of the same value as the input voltage but is galvanically isolated from the high-side by a basic isolation barrier.

The isolation barrier and high common-mode transient immunity (CMTI) of the AMC1211-Q1 ensure reliable and accurate operation in harsh and high-noise environments.




図 8-1. Using the AMC1211-Q1 for DC Bus Voltage Sensing in an OBC

8.2.1 Design Requirements

表 8-1 lists the parameters for this typical application.

表 8-1. Design Requirements

PARAMETER	VALUE
DC bus voltage	600 V (maximum)
High-side supply voltage	3.3 V or 5 V
Low-side supply voltage	3.3 V or 5 V
Maximum resistor operating voltage	100 V
Voltage drop across the sense resistor (RSNS) for a linear response	2 V (maximum)
Current through the resistive divider, I_{CROSS}	100 μ A

8.2.2 Detailed Design Procedure

The 100- μ A, cross-current requirement at the maximum DC bus voltage (600 V) determines that the total impedance of the resistive divider is 6 M Ω . The impedance of the resistive divider is dominated by the top portion (shown exemplary as RX1 and RX2 in [Figure 8-1](#)) and the voltage drop across RSNS can be neglected for a moment. The maximum allowed voltage drop per unit resistor is specified as 100 V; therefore, the minimum number of unit resistors in the top portion of the resistive divider is 600 V / 100 V = 6. The calculated unit value is 6 M Ω / 6 = 1 M Ω and matches a value from the E96 series.

RSNS is sized such that the voltage drop across the resistor at the maximum DC-bus voltage (600 V) equals the linear full-scale range input voltage (V_{FSR}) of the AMC1211-Q1, which is 2 V. The value of RSNS is calculated as $RSNS = V_{FSR} / (V_{DC-Bus, max} - V_{FSR}) \times R_{TOP}$, where R_{TOP} is the total value of the top resistor string (6 \times 1 M Ω = 6 M Ω). RSNS is calculated as 20.07 k Ω . The next closest, lower value from the E96 series is 20 k Ω .

[Table 8-2](#) summarizes the design of the resistive divider.

表 8-2. Resistor Value Example

PARAMETER	VALUE
Unit resistor value, RX	1 M Ω
Number of unit resistors	6
Sense resistor value, RSNS	20 k Ω
Total resistance value	6.02 M Ω
Resulting current through resistive divider, I_{CROSS}	99.7 μ A
Resulting full-scale voltage drop across sense resistor RSNS	1.993 V
Power dissipated in unit resistor RX	9.9 mW
Total power dissipated in resistive divider	59.8 mW

8.2.2.1 Input Filter Design

Placing an RC filter in front of the isolated amplifier improves signal-to-noise performance of the signal path. In practice, however, the impedance of the resistor divider is high and only a small-value filter capacitor can be used to not limit the signal bandwidth to an unacceptable low value. Design the input filter such that:

- The cutoff frequency of the filter is at least one order of magnitude lower than the sampling frequency (20 MHz) of the internal $\Delta\Sigma$ modulator
- The input bias current does not generate significant voltage drop across the DC impedance of the input filter

Most voltage-sensing applications use high-impedance resistor dividers in front of the isolated amplifier to scale down the input voltage. In this case, a single capacitor (as shown in [Figure 8-2](#)) is sufficient to filter the input signal.




Figure 8-2. Input Filter

8.2.2.2 Differential to Single-Ended Output Conversion

[Figure 8-3](#) shows an example of a TLV900x-Q1-based signal conversion and filter circuit for systems using single-ended input ADCs to convert the analog output voltage into digital. With $R1 = R2 = R3 = R4$, the output voltage equals $(V_{OUTP} - V_{OUTN}) + V_{REF}$. Tailor the bandwidth of this filter stage to the bandwidth requirement of the system and use NP0-type capacitors for best performance. For most applications, $R1 = R2 = R3 = R4 = 3.3 \text{ k}\Omega$ and $C1 = C2 = 330 \text{ pF}$ yields good performance.




Figure 8-3. Connecting the AMC1211-Q1 Output to a Single-Ended Input ADC

For more information on the general procedure to design the filtering and driving stages of SAR ADCs, see the [18-Bit, 1MSPS Data Acquisition Block \(DAQ\) Optimized for Lowest Distortion and Noise](#) and [18-Bit Data Acquisition Block \(DAQ\) Optimized for Lowest Power](#) reference guides, available for download at www.ti.com.

8.2.3 Application Curve

One important aspect of system design is the effective detection of an overvoltage condition to protect switching devices and passive components from damage. To power off the system quickly in the event of an overvoltage condition, a low delay caused by the isolated amplifier is required. [Figure 8-4](#) shows the typical full-scale step response of the AMC1211-Q1.




Figure 8-4. Step Response of the AMC1211-Q1

8.3 Best Design Practices


Do not leave the analog input (IN pin) of the AMC1211-Q1 unconnected (floating) when the device is powered up on the high-side. If the device input is left floating, the bias current may generate a negative input voltage that exceeds the specified input voltage range, causing the output of the device to be invalid.

Do not connect protection diodes to the input (IN pin) of the AMC1211-Q1. Diode leakage current can introduce significant measurement error especially at high temperatures. The input pin is protected against high voltages by the ESD protection circuit and the high impedance of the external resistive divider.

8.4 Power Supply Recommendations

In a typical application, the high-side (VDD1) of the AMC1211-Q1 is powered from an already existing, high-side, ground-referenced, 3.3-V or 5-V power supply in the system. Alternatively, the high-side supply can be generated from the low-side supply (VDD2) by an isolated DC/DC converter. A low-cost solution is based on the push-pull driver [SN6501-Q1](#) and a transformer that supports the desired isolation voltage ratings.

The AMC1211-Q1 does not require any specific power-up sequencing. The high-side power supply (VDD1) is decoupled with a low-ESR, 100-nF capacitor (C1) parallel to a low-ESR, 1- μ F capacitor (C2). The low-side power supply (VDD2) is equally decoupled with a low-ESR, 100-nF capacitor (C3) parallel to a low-ESR, 1- μ F capacitor (C4). Place all four capacitors (C1, C2, C3, and C4) as close to the device as possible. [Figure 8-5](#) shows the proper decoupling layout for the AMC1211-Q1.



8-5. Decoupling of the AMC1211-Q1


Capacitors must provide adequate effective capacitance under the applicable DC bias conditions they experience in the application. Multilayer ceramic capacitors (MLCC) typically exhibit only a fraction of their nominal capacitance under real-world conditions and this factor must be taken into consideration when selecting these capacitors. This problem is especially acute in low-profile capacitors, in which the dielectric field strength is higher than in taller components. Reputable capacitor manufacturers provide capacitance versus DC bias curves that greatly simplify component selection.

8.5 Layout

8.5.1 Layout Guidelines

8-6 shows a layout recommendation with the critical placement of the decoupling capacitors (as close as possible to the AMC1211-Q1 supply pins) and placement of the other components required by the device. For best performance, place the sense resistor close to the device input pin (IN).

8.5.2 Layout Example



8-6. Recommended Layout of the AMC1211-Q1

9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [Isolation Glossary application note](#)
- Texas Instruments, [Semiconductor and IC Package Thermal Metrics application note](#)
- Texas Instruments, [ISO72x Digital Isolator Magnetic-Field Immunity application note](#)
- Texas Instruments, [TLV900x-Q1 Low-Power, RRIO, 1-MHz Automotive Operational Amplifier data sheet](#)
- Texas Instruments, [SN6501-Q1 Transformer Driver for Isolated Power Supplies data sheet](#)
- Texas Instruments, [AMC1311EVM Users Guide](#)
- Texas Instruments, [18-Bit, 1-MSPS Data Acquisition Block \(DAQ\) Optimized for Lowest Distortion and Noise reference guide](#)
- Texas Instruments, [18-Bit, 1-MSPS Data Acquisition Block \(DAQ\) Optimized for Lowest Power reference guide](#)
- Texas Instruments, [Isolated Amplifier Voltage Sensing Excel Calculator design tool](#)

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](https://www.ti.com). Click on [Subscribe to updates](#) to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の [使用条件](#) を参照してください。

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
AMC1211AQDWVQ1	ACTIVE	SOIC	DWV	8	64	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	1211AQ1	Samples
AMC1211AQDWVRQ1	ACTIVE	SOIC	DWV	8	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	1211AQ1	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AMC1211AQDWVRQ1	SOIC	DWV	8	1000	330.0	16.4	12.15	6.2	3.05	16.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
AMC1211AQDWVRQ1	SOIC	DWV	8	1000	356.0	356.0	35.0


TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
AMC1211AQDWVQ1	DWV	SOIC	8	64	505.46	13.94	4826	6.6


PACKAGE OUTLINE

DWV0008A



SOIC - 2.8 mm max height

SOIC




4218796/A 09/2013

NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



LAND PATTERN EXAMPLE
9.1 mm NOMINAL CLEARANCE/CREEPAGE
SCALE:6X




SOLDER MASK DETAILS

4218796/A 09/2013

NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
 BASED ON 0.125 mm THICK STENCIL
 SCALE:6X

4218796/A 09/2013

NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated