



# BQ24080、BQ24081 1A、シングルチップ、リチウムイオン、リチウムポリマー・チャージャIC

## 1 特長

- ACアダプタからの最大1Aの充電アプリケーションに対応したパワーFETおよび電流センサを内蔵
- 安全タイマ付きのプリチャージ・コンディショニング
- 充電およびパワーグッド・ステータス出力
- 自動スリープ・モードによる消費電力低減
- 充電電流モニタ内蔵
- 7時間固定の高速充電安全タイマ
- スペースの制限された携帯型アプリケーションにおけるシングル・セル・リチウムイオン/リチウムポリマー電池パック向け低ドロップアウト・チャージャの設計に最適
- 小型の3.00mm× 3.00mm VSONパッケージで供給

## 2 アプリケーション

- PDA、MP3プレーヤー
- デジタル・カメラ
- インターネット機器
- スマートフォン

## 3 概要

bq24080とbq24081は、スペースの制限された充電アプリケーション向けの高集積かつ柔軟なリチウムイオン線形充電デバイスです。1つのモノリシック・デバイスの中にパワーFETと電流センサが内蔵されており、高精度な電流および電圧レギュレーション、充電ステータス、充電停止機能を提供します。1個の外付け抵抗で、充電電流の大きさを設定します。


このデバイスは、コンディショニング、定電流、および定電圧の3つのフェーズでバッテリーを充電します。最小電流に基づいて、充電を終了します。内部充電タイマにより、充電終了時に安全な保護機能が提供されます。バッテリー電圧が内部スレッシュホールドを下回ると、デバイスは自動的に充電を再開します。ACアダプタが取り外されると、デバイスは自動的にスリープ・モードに入ります。

### 製品情報<sup>(1)</sup>

型番	パッケージ	本体サイズ(公称)
bq24080	VSON (10)	3.00mm×3.00mm
bq24081		

(1) 提供されているすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。

### 代表的なアプリケーション



Copyright © 2017, Texas Instruments Incorporated



## 目次

1	特長 .....	1	7.4	Device Functional Modes.....	14
2	アプリケーション .....	1	8	<b>Application and Implementation .....</b>	15
3	概要 .....	1	8.1	Application Information.....	15
4	改訂履歴.....	2	8.2	Typical Application .....	15
5	<b>Pin Configuration and Functions .....</b>	3	9	<b>Power Supply Recommendations .....</b>	17
6	<b>Specifications.....</b>	4	10	<b>Layout.....</b>	18
6.1	Absolute Maximum Ratings .....	4	10.1	Layout Guidelines .....	18
6.2	ESD Ratings.....	4	11	デバイスおよびドキュメントのサポート .....	20
6.3	Recommended Operating Conditions.....	4	11.1	ドキュメントのサポート .....	20
6.4	Thermal Information .....	4	11.2	関連リンク .....	20
6.5	Electrical Characteristics.....	5	11.3	ドキュメントの更新通知を受け取る方法.....	20
6.6	Typical Characteristics .....	7	11.4	コミュニティ・リソース .....	20
7	<b>Detailed Description .....</b>	8	11.5	商標 .....	20
7.1	Overview .....	8	11.6	静電気放電に関する注意事項 .....	20
7.2	Functional Block Diagram .....	10	11.7	Glossary .....	20
7.3	Feature Description.....	11	12	メカニカル、パッケージ、および注文情報 .....	20

## 4 改訂履歴



資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

## Revision E (August 2011) から Revision F に変更

Page

• 「ESD定格」の表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加 .....	1
• 代表的なアプリケーションの画像で、ピン2および7をGNDに変更 .....	1

## 5 Pin Configuration and Functions



### Pin Functions

PIN			I/O	DESCRIPTION
NAME	NO.			
	bq24080	bq24081		
IN	1	1	I	Adapter dc voltage. Connect minimum 0.1-μF capacitor to V <sub>SS</sub> .
GND	2, 7	2, 7	–	Ground
STAT1	3	3	O	Charge status outputs (open-drain)
STAT2	4	4	O	
V <sub>SS</sub>	5	5	–	Ground
ISET	6	6	I	Charge current. External resistor to V <sub>SS</sub> sets precharge and fast-charge current, and also the termination current value. Can be used to monitor the charge current.
$\overline{\text{PG}}$	8	–	O	Power-good status output (open-drain)
$\overline{\text{TE}}$	–	8	I	Timer-enable input (active-low)
TS	–	9	I/O	Temperature sense; connect to NTC in battery pack.
$\overline{\text{CE}}$	9	–	I	Charge enable input (active-low)
OUT	10	10	O	Charge current output. Connect minimum 0.1-μF capacitor to V <sub>SS</sub> .
Thermal pad	–	–	–	There is an internal electrical connection between the exposed thermal pad and the V <sub>SS</sub> pin of the device. The exposed thermal pad must be connected to the same potential as the V <sub>SS</sub> pin on the printed-circuit board. <b><i>Do not use the thermal pad as the primary ground input for the device.</i></b> The V <sub>SS</sub> pin must be connected to ground at all times.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>I</sub>	Input voltage <sup>(2)</sup>	IN, $\overline{\text{CE}}$ , ISET, OUT, $\overline{\text{PG}}$ , STAT1, STAT2, $\overline{\text{TE}}$ , TS	−0.3	7	V
	Output sink/source current	STAT1, STAT2, $\overline{\text{PG}}$		15	mA
	Output current	OUT		1.5	A
T <sub>A</sub>	Operating free-air temperature range		−40	125	°C
T <sub>J</sub>	Junction temperature range				°C
T <sub>stg</sub>	Storage temperature		−65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to V<sub>SS</sub>.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	6.5	V
T <sub>J</sub>	Operating junction temperature range	0	125	°C

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		bq2408x	UNIT
		DRC (VSON)	
		10 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	49.4	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	69.8	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	23.9	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	2.1	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	24.1	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	6.1	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics

over  $0^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$  and recommended supply voltage (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT CURRENT						
I <sub>CC(VCC)</sub>	V <sub>CC</sub> current	V <sub>CC</sub> > V <sub>CC(min)</sub>	1.2	2		mA
I <sub>CC(SLP)</sub>	Sleep current	Sum of currents into OUT pin, V <sub>CC</sub> < V <sub>(SLP)</sub>	2	5		μA
I <sub>CC(STBY)</sub>	Standby current	$\overline{CE}$ = High, 0°C ≤ T <sub>J</sub> ≤ 85°C		150		
I <sub>IB(OUT)</sub>	Input current on OUT pin	Charge DONE, V <sub>CC</sub> > V <sub>CC(MIN)</sub>	1	5		
VOLTAGE REGULATION V <sub>O(REG)</sub> + V <sub>(DO-MAX)</sub> ≤ V <sub>CC</sub> , I <sub>(TERM)</sub> < I <sub>O(OUT)</sub> ≤ 1 A						
V <sub>O(REG)</sub>	Output voltage		4.2			V
	Voltage regulation accuracy	T <sub>A</sub> = 25°C	-0.35%	0.35%		
			-1%	1%		
V <sub>(DO)</sub>	Dropout voltage (V <sub>(IN)</sub> - V <sub>(OUT)</sub> )	V <sub>O(OUT)</sub> = V <sub>O(REG)</sub> , I <sub>O(OUT)</sub> = 1 A V <sub>O(REG)</sub> + V <sub>(DO)</sub> ≤ V <sub>CC</sub>	350	500		mV
CURRENT REGULATION						
I <sub>O(OUT)</sub>	Output current range <sup>(1)</sup>	V <sub>I(OUT)</sub> > V <sub>(LOWV)</sub> , V <sub>I(IN)</sub> - V <sub>I(OUT)</sub> > V <sub>(DO)</sub> , V <sub>CC</sub> ≥ 4.5 V	20		1000	mA
V <sub>(SET)</sub>	Output current set voltage	Voltage on ISET pin, V <sub>CC</sub> ≥ 4.5 V, V <sub>I</sub> ≥ 4.5 V, V <sub>I(OUT)</sub> > V <sub>(LOWV)</sub> , V <sub>I</sub> - V <sub>I(OUT)</sub> > V <sub>(DO)</sub>	2.463	2.5	2.538	V
K <sub>(SET)</sub>	Output current set factor	50 mA ≤ I <sub>O(OUT)</sub> ≤ 1 A	307	322	337	
		10 mA ≤ I <sub>O(OUT)</sub> < 50 mA	296	320	346	
		1 mA ≤ I <sub>O(OUT)</sub> < 10 mA	246	320	416	
PRECHARGE AND SHORT-CIRCUIT CURRENT REGULATION						
V <sub>(LOWV)</sub>	Precharge to fast-charge transition threshold	Voltage on OUT pin	2.8	3	3.2	V
	Deglitch time for fast-charge to precharge transition	V <sub>CC(MIN)</sub> ≥ 4.5 V, t <sub>FALL</sub> = 100 ns, 10-mV overdrive, V <sub>I(OUT)</sub> decreasing below threshold	250	375	500	ms
I <sub>O(PRECHG)</sub>	Precharge range <sup>(2)</sup>	0 V < V <sub>I(OUT)</sub> < V <sub>(LOWV)</sub> , t < t <sub>(PRECHG)</sub>	2		100	mA
V <sub>(PRECHG)</sub>	Precharge set voltage	Voltage on ISET pin, V <sub>O(REG)</sub> = 4.2 V, 0 V < V <sub>I(OUT)</sub> > V <sub>(LOWV)</sub> , t < t <sub>(PRECHG)</sub>	240	255	270	mV
TERMINATION DETECTION						
I <sub>(TERM)</sub>	Charge termination detection range <sup>(3)</sup>	V <sub>I(OUT)</sub> > V <sub>(RCH)</sub> , t < t <sub>(TRMDET)</sub>	2		100	mA
V <sub>(TERM)</sub>	Charge termination detection set voltage	Voltage on ISET pin, V <sub>O(REG)</sub> = 4.2 V, V <sub>I(OUT)</sub> > V <sub>(RCH)</sub> , t < t <sub>(TRMDET)</sub>	235	250	265	mV
t <sub>TRMDET</sub>	Deglitch time for termination detection	V <sub>CC(MIN)</sub> ≥ 4.5 V, t <sub>FALL</sub> = 100 ns charging current decreasing below 10-mV overdrive	250	375	500	ms

(1) See Equation 2 in the Function Description section.

(2) See Equation 1 in the Function Description section.

(3) See Equation 4 in the Function Description section.

**Electrical Characteristics (continued)**over  $0^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$  and recommended supply voltage (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
BATTERY RECHARGE THRESHOLD						
V <sub>(RCH)</sub>	Recharge threshold		V <sub>O(REG)</sub> − 0.115	V <sub>O(REG)</sub> − 0.10	V <sub>O(REG)</sub> − 0.085	V
t <sub>(DEGL)</sub>	Deglintch time for recharge detect	V <sub>CC(MIN)</sub> ≥ 4.5 V, t <sub>FALL</sub> = 100 ns decreasing below or increasing above threshold, 10-mV overdrive	250	375	500	ms
STAT1, STAT2, and $\overline{\text{PG}}$ OUTPUTS						
V <sub>OL</sub>	Low-level output saturation voltage	I <sub>O</sub> = 5 mA			0.25	V
$\overline{\text{CE}}$ and $\overline{\text{TE}}$ INPUTS						
V <sub>IL</sub>	Low-level input voltage		0		0.4	V
V <sub>IH</sub>	High-level input voltage		1.4			
I <sub>IL</sub>	Low-level input current		−1			μA
I <sub>IH</sub>	High-level input current				1	
TIMERS						
t <sub>(PRECHG)</sub>	Precharge time		1,584	1,800	2,016	s
t <sub>(CHG)</sub>	Charge time		22,176	25,200	28,224	s
I <sub>(FAULT)</sub>	Timer fault recovery current			200		μA
SLEEP COMPARATOR						
V <sub>(SLP)</sub>	Sleep-mode entry threshold voltage	2.3 V ≤ V <sub>I(OUT)</sub> ≤ V <sub>O(REG)</sub>	V <sub>CC</sub> ≤ V <sub>I(OUT)</sub> + 80 mV			V
V <sub>(SLPEXIT)</sub>	Sleep-mode exit threshold voltage		V <sub>CC</sub> ≥ V <sub>I(OUT)</sub> + 190			
	Sleep-mode entry deglitch time	V <sub>I(IN)</sub> decreasing below threshold, t <sub>FALL</sub> = 100 ns, 10-mV overdrive	250	375	500	ms
THERMAL SHUTDOWN THRESHOLDS						
T <sub>(SHTDWN)</sub>	Thermal trip threshold	T <sub>J</sub> increasing	165			°C
	Thermal hysteresis		15			
UNDERVOLTAGE LOCKOUT						
UVLO	Undervoltage lockout	Decreasing V <sub>CC</sub>	2.4	2.5	2.6	V
	Hysteresis		27			mV
TEMPERATURE SENSE COMPARATOR (bq24081)						
V <sub>(TS1)</sub>	High-voltage threshold		2.475	2.5	2.525	V
V <sub>(TS2)</sub>	Low-voltage threshold		0.485	0.5	0.515	
I <sub>(TS)</sub>	TS pin current source		96	102	108	μA
t <sub>(DEGL)</sub>	Deglitch time for temperature fault		250	375	500	ms

## 6.6 Typical Characteristics




Figure 1. Dropout Voltage vs Junction Temperature




Figure 2. VIN Hot-Plug Power-Up Sequence




Figure 3. Charge Enable Power-Up Sequence  
(CE = High-to-Low)





Figure 4. Battery Hot-Plug During Charging Phase



No battery – In termination deglitch prior to STAT1 going high. VOUT (VBAT) cycling between *charge* and *done* prior to screen capture  
Stat1 goes high – In *done* state  
2-V battery is inserted during the *charge done* state.  
Charging is initiated – STAT1 goes low and charge current is applied.  
Battery is removed – VOUT goes into regulation, IOUT goes to zero, and termination deglitch timer starts running (same as state 1).  
Deglitch timer expires – *charge done* is declared.

Figure 5. Battery Hot-Plug and Removal Power Sequence

## 7 Detailed Description

### 7.1 Overview

The device supports a precision Li-Ion, Li-Pol charging system suitable for single cells. Figure 6 shows a typical charge profile, and Figure 7 shows an operational flow chart.





Figure 6. Typical Charging Profile





## 7.2 Functional Block Diagram



B0193-01

- (1) bq24080 only
- (2) bq24081 only
- (3) Signal deglitched

## 7.3 Feature Description

### 7.3.1 Battery Preconditioning

During a charge cycle, if the battery voltage is below the  $V_{(LOWV)}$  threshold, the device applies a precharge current,  $I_{O(PRECHG)}$ , to the battery. This feature revives deeply discharged cells. Resistor  $R_{SET}$ , connected between the ISET and  $V_{SS}$ , determines the precharge rate. The  $V_{(PRECHG)}$  and  $K_{(SET)}$  parameters are specified in the [Electrical Characteristics](#) table.

$$I_{O(PRECHG)} = \frac{K_{(SET)} \times V_{(PRECHG)}}{R_{SET}} \quad (1)$$

The device activates a safety timer,  $t_{(PRECHG)}$ , during the conditioning phase. If the  $V_{(LOWV)}$  threshold is not reached within the timer period, the device turns off the charger and enunciates FAULT on the STATx pins. See the [Timer Fault and Recovery](#) section for additional details.

### 7.3.2 Battery Fast-Charge Constant Current

The device offers on-chip current regulation with programmable set point. Resistor  $R_{SET}$ , connected between the ISET and  $V_{SS}$ , determines the charge rate. The  $V_{(SET)}$  and  $K_{(SET)}$  parameters are specified in the [Electrical Characteristics](#) table.

$$I_{O(OUT)} = \frac{K_{(SET)} \times V_{(SET)}}{R_{SET}} \quad (2)$$

### 7.3.3 Charge-Current Monitor

When the charge function is enabled internal circuits generate a current proportional to the charge current at the ISET pin. This current, when applied to the external charge current programming resistor  $R_{ISET}$  generates an analog voltage that can be monitored by an external host to calculate the current sourced from the OUT pin.

$$V_{(ISET)} = I_{(OUT)} \times \frac{R_{(ISET)}}{K_{(ISET)}} \quad (3)$$

### 7.3.4 Battery Fast-Charge Voltage Regulation

The voltage regulation feedback is through the OUT pin. This input is tied directly to the positive side of the battery pack. The device monitors the battery-pack voltage between the OUT and  $V_{SS}$  pins. When the battery voltage rises to the  $V_{O(REG)}$  threshold, the voltage regulation phase begins and the charging current begins to taper down.

As a safety backup, the device also monitors the charge time in the charge mode. If charge is not terminated within this time period,  $t_{(CHG)}$ , the charger is turned off and FAULT is set on the STATx pins. See the [Timer Fault and Recovery](#) section for additional details.

### 7.3.5 Charge Termination Detection and Recharge

The device monitors the charging current during the voltage regulation phase. Once the termination threshold,  $I_{(TERM)}$ , is detected, charge is terminated. The  $V_{(TERM)}$  and  $K_{(SET)}$  parameters are specified in the [Electrical Characteristics](#) table.

$$I_{O(TERM)} = \frac{K_{(SET)} \times V_{(TERM)}}{R_{SET}} \quad (4)$$

After charge termination, the device restarts the charge once the voltage on the OUT pin falls below the  $V_{(RCH)}$  threshold. This feature keeps the battery at full capacity at all times.

The device monitors the charging current during the voltage regulation phase. Once the termination threshold,  $I_{(TERM)}$ , is detected, the charge is terminated immediately.

Resistor  $R_{SET}$ , connected between the ISET and  $V_{SS}$ , determines the current level at the termination threshold.

## Feature Description (continued)

### 7.3.6 Charge Status Outputs

The open-drain STAT1 and STAT2 outputs indicate various charger operations as shown in [Table 1](#). These status pins can be used to drive LEDs or communicate to the host processor. Note that *OFF* indicates the open-drain transistor is turned off.

**Table 1. Status Pin Summary**

CHANGE STATE	STAT1	STAT2
Precharge in progress	ON	ON
Fast charge in progress	ON	OFF
Charge done	OFF	ON
Charge suspend (temperature)	OFF	OFF
Timer fault		
Sleep mode		

### 7.3.7 $\overline{\text{PG}}$ Output (bq24080)

The open-drain power-good ( $\overline{\text{PG}}$ ) output pulls low when a valid input voltage is present. This output is turned off (high-impedance) in sleep mode. The  $\overline{\text{PG}}$  pin can be used to drive an LED or communicate to the host processor.

### 7.3.8 Charge-Enabled ( $\overline{\text{CE}}$ ) Input (bq24080)

The  $\overline{\text{CE}}$  digital input is used to disable or enable the charge process. A low-level signal on this pin enables the charge and a high-level signal disables the charge and places the device in a low-power mode. A high-to-low transition on this pin also resets all timers and timer fault conditions.


### 7.3.9 Timer Enabled ( $\overline{\text{TE}}$ ) Input (bq24081)

The  $\overline{\text{TE}}$  digital input is used to disable or enable the fast-charge timer. A low-level signal on this pin enables the fast-charge timer, and a high-level signal disables this feature.


### 7.3.10 Temperature Qualification (bq24081)

The bq24081 continuously monitors battery temperature by measuring the voltage between the TS and  $V_{\text{SS}}$  pins. An internal current source provides the bias for common 10-k $\Omega$  negative-temperature-coefficient thermistors (NTC) (see the functional block diagram). The device compares the voltage on the TS pin with the internal  $V_{(\text{TS1})}$  and  $V_{(\text{TS2})}$  thresholds to determine if charging is allowed. If a temperature outside the  $V_{(\text{TS1})}$  and  $V_{(\text{TS2})}$  thresholds is detected, the device immediately suspends the charge by turning off the power FET and holding the timer value (i.e., timers are not reset). Charge is resumed when the temperature returns within the normal range.

The allowed temperature range with a 103AT-type thermistor is 0°C to 45°C. However, the user may modify these thresholds by adding external resistors (see [Figure 8](#) and [Figure 9](#)



**Figure 8. Default Temperature Thresholds**



**Figure 9. Temperature Thresholds Modified by External Resistors**

### 7.3.11 Timer Fault and Recovery

As shown in Figure 7, the device provides a recovery method to deal with timer fault conditions. The following summarizes this method:

#### 7.3.11.1 Condition Number 1

OUT pin voltage is above the recharge threshold ( $V_{(RCH)}$ ), and a timeout fault occurs.

Recovery method: the device waits for the OUT pin voltage to fall below the recharge threshold. This could happen as a result of a load on the battery, self-discharge, or battery removal. Once the OUT pin voltage falls below the recharge threshold, the device clears the fault and starts a new charge cycle. A POR,  $\overline{TE}$ , or  $\overline{CE}$  toggle also clears the fault.

#### 7.3.11.2 Condition Number 2

OUT pin voltage is below the recharge threshold ( $V_{(RCH)}$ ), and a timeout fault occurs

Recovery method: Under this scenario, the device applies the  $I_{(FAULT)}$  current. This small current is used to detect a battery removal condition and remains on as long as the battery voltage stays below the recharge threshold. If the OUT pin voltage goes above the recharge threshold, then the device disables the  $I_{(FAULT)}$  current and executes the recovery method described for condition number 1. Once the OUT pin voltage falls below the recharge threshold, the bq24080 clears the fault and starts a new charge cycle. A POR,  $\overline{TE}$ , or  $\overline{CE}$  toggle also clears the fault.

## 7.4 Device Functional Modes

### 7.4.1 Sleep Mode

The device enters the low-power sleep mode if the input power (IN) is removed from the circuit. This feature prevents draining the battery during the absence of input supply.

## 8 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The bq24080 and bq24081 are highly integrated and flexible Li-Ion linear charge devices targeted at space-limited charger applications. They offer an integrated power FET and current sensor, high accuracy current and voltage regulation, charge status, and charge termination, in a single monolithic device. An external resistor sets the magnitude of the charge current.

### 8.2 Typical Application




Figure 10. Typical Application Circuit

#### 8.2.1 Design Requirements

For this design example, use the parameters shown in [Table 2](#).

Table 2. Design Parameters

PARAMETER	VALUE
Supply voltage	5 V
Fast-charge current	≈ 750 mA
Battery-Temperature sense (bq24081-Q1)	–2°C to 44.5°C (default setting)

## 8.2.2 Detailed Design Procedure

### 8.2.2.1 Calculations

Program the charge current for 750 mA:

$$R_{\text{ISET}} = [V_{(\text{SET})} \times K_{(\text{SET})} / I_{(\text{OUT})}] \quad (5)$$

From [Electrical Characteristics](#) table,  $V_{(\text{SET})} = 2.5 \text{ V}$ .

From [Electrical Characteristics](#) table,  $K_{(\text{SET})} = 322$ .

$$R_{\text{ISET}} = [2.5 \text{ V} \times 322 / 0.75 \text{ A}] = 1.073 \text{ k}\Omega \quad (6)$$

Selecting the closest standard value, use a 1.07-k $\Omega$  resistor connected between ISET (pin 6) and ground.

### 8.2.2.2 Battery Temperature Sense (bq24081)

Use a Semitec 103AT-4 NTC thermistor connected between TS (pin 9) and ground.

$$R_{\text{THERM-cold}} = [V_{(\text{TS1})} / I_{(\text{TS})}] = 2.5 \text{ V} / 100 \mu\text{A} = 25 \text{ k}\Omega \quad (7)$$

$$R_{\text{THERM-hot}} = [V_{(\text{TS2})} / I_{(\text{TS})}] = 0.5 \text{ V} / 100 \mu\text{A} = 5 \text{ k}\Omega \quad (8)$$

Look up the corresponding temperature value in the manufacturer's resistance-temperature table for the thermistor selected. For a 103AT-4 Semitec thermistor:

$$5 \text{ k}\Omega = 44.5^\circ\text{C}$$

$$25 \text{ k}\Omega = 2^\circ\text{C}$$

### 8.2.2.3 STAT Pins (All Devices) and PG Pin (bq24080)

Status pins Monitored by Processor:

Select a pullup resistor that can source more than the input bias (leakage) current of both the processor and status pins and still provide a logic high.

$$R_{\text{PULLUP}} \leq [V_{(\text{CC-pullup})} - V_{(\text{logic hi-min})} / (I_{(\mu\text{P-monitor})} + I_{(\text{STAT-OpenDrain})})] = (3.3 \text{ V} - 1.9 \text{ V}) / (1 \mu\text{A} + 1 \mu\text{A}) \leq 700 \text{ k}\Omega; \quad (9)$$

Connect a 100-k $\Omega$  pullup between each status pin and the  $V_{\text{CC}}$  of the processor. Connect each status pin to a  $\mu\text{P}$  monitor pin.

Status viewed by LED:

Select an LED with a current rating less than 10 mA and select a resistor to place in series with the LED to limit the current to the desired current value (brightness).

$$R_{\text{LED}} = [(V_{(\text{IN})} - V_{(\text{LED-on})}) / I_{(\text{LED})}] = (5 \text{ V} - 2 \text{ V}) / 1.5 \text{ mA} = 2 \text{ k}\Omega. \quad (10)$$

Place an LED and resistor in series between the input and each status pin.

### 8.2.2.4 Selecting Input and Output Capacitors



In most applications, all that is needed is a high-frequency decoupling capacitor on the input power pin. A 0.1- $\mu\text{F}$  ceramic capacitor, placed in close proximity to the IN pin and GND pad works well. In some applications, it may be necessary to protect against a hot plug input voltage overshoot. This is done in three ways:

1. The best way is to add an input zener, 6.2 V, between the IN pin and  $V_{\text{SS}}$ .
2. A low-power zener is adequate for the single event transient. Increasing the input capacitance lowers the characteristic impedance which makes the input resistance more effective at damping the overshoot, but risks damaging the input contacts by the high inrush current.
3. Placing a resistor in series with the input dampens the overshoot, but causes excess power dissipation.

The device only requires a small capacitor for loop stability. A 0.1- $\mu\text{F}$  ceramic capacitor placed between the OUT and GND pad is typically sufficient.



## 8.2.3 Application Curves



No battery – In termination deglitch prior to STAT1 going high.  
 $V_{\text{OUT}}$  ( $V_{\text{BAT}}$ ) cycling between *charge* and *done* prior to screen capture  
 Stat1 goes high – In *done* state  
 2-V battery is inserted during the *charge done* state.  
 Charging is initiated – STAT1 goes low and charge current is applied.  
 Battery is removed –  $V_{\text{OUT}}$  goes into regulation,  $I_{\text{OUT}}$  goes to zero, and termination deglitch timer starts running (same as state 1).  
 Deglitch timer expires – *charge done* is declared.

## 9 Power Supply Recommendations

The devices are intended to operate within the ranges shown in Recommended Operating Conditions. Because the input of the device on pin IN is subject to a power source that is external, care must be taken to not exercise the pin above the Absolute Maximum Rating of the Pin shown in the [Absolute Maximum Ratings](#) table.

## 10 Layout


### 10.1 Layout Guidelines

#### 10.1.1 Layout Guidelines

It is important to pay special attention to the PCB layout. The following provides some guidelines:

- To obtain optimal performance, the decoupling capacitor from  $V_{CC}$  to  $V_{(IN)}$  and the output filter capacitors from OUT to  $V_{SS}$  should be placed as close as possible to the device, with short trace runs to both signal and  $V_{SS}$  pins. The  $V_{SS}$  pin should have short trace runs to the GND pin.
- All low-current  $V_{SS}$  connections should be kept separate from the high-current charge or discharge paths from the battery. Use a single-point ground technique incorporating both the small-signal ground path and the power ground path.
- The high-current charge paths into IN and from the OUT pins must be sized appropriately for the maximum charge current in order to avoid voltage drops in these traces.
- The device is packaged in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the device and the printed circuit board (PCB). Full PCB design guidelines for this package are provided in the application report entitled, *QFN/SON PCB Attachment* (TI Literature Number [SLUA271](#)).

#### 10.1.2 Layout Example



**Figure 13. Board Layout**

## Layout Guidelines (continued)

### 10.1.3 Thermal Considerations

The bq24080 and bq24081 are packaged in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the device and the printed-circuit board (PCB). Full PCB design guidelines for this package are provided in the application report entitled, *QFN/SON PCB Attachment* (TI Literature Number [SLUA271](#)).

The most common measure of package thermal performance is thermal impedance ( $R_{\theta JA}$ ) measured (or modeled) from the device junction to the air surrounding the package surface (ambient). The mathematical expression for  $R_{\theta JA}$  is:

$$R_{\theta JA} = \frac{T_J - T_A}{P} \quad (11)$$

Where:

- $T_J$  = device junction temperature
- $T_A$  = ambient temperature
- $P$  = device power dissipation

Factors that can greatly influence the measurement and calculation of  $R_{\theta JA}$  include:

- Orientation of the device (horizontal or vertical)
- Volume of the ambient air surrounding the device under test and airflow
- Whether other surfaces are in close proximity to the device being tested
- Use multiple 10–13 mil vias in the PowerPAD™ to copper ground plane.
- Avoid cutting the ground plane with a signal trace near the power IC.
- The PCB must be sized to have adequate surface area for heat dissipation.
- FR4 (figerglass) thickness should be minimized.

The device power dissipation,  $P$ , is a function of the charge rate and the voltage drop across the internal Power FET. It can be calculated from the following equation:

$$P = (V_{(IN)} - V_{(OUT)}) \times I_{O(OUT)} \quad (12)$$

Due to the charge profile of Li-xx batteries, the maximum power dissipation is typically seen at the beginning of the charge cycle when the battery voltage is at its lowest. See [Figure 6](#).

## 11 デバイスおよびドキュメントのサポート

### 11.1 ドキュメントのサポート

『QFN/SONのPCB実装』、([SLUA271](#))

### 11.2 関連リンク

次の表に、クイック・アクセス・リンクを示します。カテゴリには、技術資料、サポートおよびコミュニティ・リソース、ツールとソフトウェア、およびサンプル注文またはご購入へのクイック・アクセスが含まれます。

表 3. 関連リンク

製品	プロダクト・フォルダ	サンプルとご購入	技術資料	ツールとソフトウェア	サポートとコミュニティ
bq24080	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>
bq24081	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>

### 11.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](#)のデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 11.4 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™オンライン・コミュニティ** *TIのE2E ( Engineer-to-Engineer )* コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

**設計サポート** *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

### 11.5 商標

PowerPAD, E2E are trademarks of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 11.6 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

### 11.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">BQ24080DRCR</a>	Obsolete	Production	VSON (DRC)   10	-	-	Call TI	Call TI	-40 to 85	BRO
<a href="#">BQ24080DRCT</a>	Obsolete	Production	VSON (DRC)   10	-	-	Call TI	Call TI	-40 to 85	BRO
<a href="#">BQ24081DRCR</a>	Active	Production	VSON (DRC)   10	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRP
BQ24081DRCR.B	Active	Production	VSON (DRC)   10	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRP
BQ24081DRCRG4	Active	Production	VSON (DRC)   10	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRP
BQ24081DRCRG4.B	Active	Production	VSON (DRC)   10	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRP
<a href="#">BQ24081DRCT</a>	Active	Production	VSON (DRC)   10	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRP
BQ24081DRCT.B	Active	Production	VSON (DRC)   10	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRP
BQ24081DRCTG4	Active	Production	VSON (DRC)   10	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRP

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF BQ24081 :**

- Automotive : [BQ24081-Q1](#)

**NOTE: Qualified Version Definitions:**

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24081DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ24081DRCRG4	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ24081DRCT	VSON	DRC	10	250	180.0	12.5	3.3	3.3	1.1	8.0	12.0	Q2

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ24081DRCR	VSON	DRC	10	3000	338.0	355.0	50.0
BQ24081DRCRG4	VSON	DRC	10	3000	338.0	355.0	50.0
BQ24081DRCT	VSON	DRC	10	250	338.0	355.0	50.0



## GENERIC PACKAGE VIEW

**DRC 10**

**VSON - 1 mm max height**

3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4226193/A



4218878/B 07/2018


## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.


**DRC0010J**

**VSON - 1 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:20X



## SOLDER MASK DETAILS

4218878/B 07/2018

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

DRC0010J

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



**SOLDER PASTE EXAMPLE**  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 11:  
80% PRINTED SOLDER COVERAGE BY AREA  
SCALE:25X

4218878/B 07/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日：2025 年 10 月