





参考資料



BQ25308

JAJSU62 - APRIL 2024

# BQ25308 スタンドアロン 1 セル、17V 、3.0A バッテリチャージャ、デッドバ ッテリ充電禁止機能搭載

## 1 特長

- スタンドアロン チャージャと構成が容易
- 高効率 1.2MHz 同期整流スイッチ モード降圧チャー ジャ
  - 1 セル バッテリの場合 5V 入力から 2A で 92.5%
  - 1 セル バッテリの場合 9V 入力から 2A で 91.8% の充電効率
- 1 つの入力で USB 入力および高電圧アダプタに対応
  - 4.1V~17V の入力電圧範囲に対応し、入力電圧 の絶対最大定格は 28V
  - 入力電圧のダイナミック パワー マネージメント (VINDPM) によるバッテリ電圧トラッキング
- 高集積
  - 逆方向ブロッキングと同期スイッチング MOSFET を内蔵
  - 内部入力および充電電流センス
  - ループ補償内蔵
  - ブートストラップ ダイオードを内蔵
- 3.6V/4.05V/4.15V/4.2V の充電電圧
- 3.0A の最大高速充電電流
- **4.5V V<sub>BAT</sub> で 200nA** の低バッテリリーク電流
- IC ディセーブル モードで 4.25µA の VBUS 消費電
- 120℃での充電電流の熱レギュレーション
- プリチャージ電流:高速充電電流の 10%
- 終了電流:高速充電電流の 10%
- 充電精度
  - ±0.5% の充電電圧レギュレーション
  - ±10% の充電電流レギュレーション
- 安全
  - デッドバッテリ状況での充電を無効化
  - サーマルレギュレーションおよびサーマルシャット ダウン
  - 入力低電圧誤動作防止 (UVLO) および過電圧保 護 (OVP)
  - バッテリ過充電保護
  - プリチャージおよび高速充電用の安全タイマ
  - 電流設定ピン ICHG が断線または短絡している場 合、充電はディスエーブルになります
  - 低温 / 高温バッテリ温度保護
  - STAT ピンでの異常検出出力
- WQFN 3x3-16 パッケージで供給

## 2 アプリケーション

- ワイヤレス スピーカー
- バーコード スキャナー
- ゲーム
- スタンド型チャージャ
- コードレス電動工具
- ビル オートメーション
- 医療用


## 3 概要

BQ25308 は、1 セル リチウムイオン、リチウムポリマ、およ び LiFePO4 バッテリ用の高集積スタンドアロン スイッチモ ード バッテリ チャージャです。BQ25308 は、4.1V~17V の入力電圧と、3A の高速充電電流をサポートします。こ のデバイスには電流センシングトポロジが内蔵されている ため、高い充電効率と低い BOM コストを実現できます。ク ラス最高の 200nA 低静止電流を実現したこのデバイス は、バッテリのエネルギーを節約し、ポータブルデバイス の保管時間を最大化します。BQ25308 は、3×3 WQFN パッケージで供給されるため、2層レイアウトが簡単で、ス ペースに制約のあるアプリケーションに適しています。

#### パッケージ情報

		119 107		
部品番号 (3)	パッケージ (1)	パッケージ サイズ (2)	本体サイズ (公称)	
BQ25308	RTE (WQFN-16)	3.0mm × 3.0mm	3.0mm × 3.0mm	

- 供給されているすべてのパッケージについては、セクション 14 を
- パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピ (2)ンも含まれます。
- 製品比較表を参照してください。 セクション 5



アプリケーション概略図



## **Table of Contents**

1 特長1
2 アプリケーション1
3 概要1
4 概要 (続き)
5 Device Comparison Table 4
6 Pin Configuration and Functions
7 Specifications7
7.1 Absolute Maximum Ratings7
7.2 ESD Ratings
7.3 Recommended Operating Conditions7
7.4 Thermal Information8
7.5 Electrical Characteristics8
7.6 Timing Requirements11
7.7 Typical Characteristics12
8 Detailed Description13
8.1 Overview
8.2 Functional Block Diagram14
8.3 Feature Description15

8.4 Device Functional Modes	20
9 Application and Implementation	21
9.1 Application Information	
9.2 Typical Applications	21
10 Power Supply Recommendations	
11 Layout	
11.1 Layout Guidelines	
11.2 Layout Example	28
12 Device and Documentation Support	30
12.1 Device Support	30
12.2ドキュメントの更新通知を受け取る方法	30
12.3 サポート・リソース	30
12.4 Trademarks	
12.5 静電気放電に関する注意事項	30
12.6 用語集	
13 Revision History	
14 Mechanical, Packaging, and Orderable	
Information	31

Product Folder Links: BQ25308



## 4 概要 (続き)

BQ25308 は 4.1V~17V の入力をサポートしており、シングル セル バッテリを充電できます。BQ25308 は、シングル セル 1S バッテリに最大 3A の連続充電電流を供給します。このデバイスは、ポータブル デバイス用の高速充電を特長としています。入力電圧レギュレーションにより、入力電源からバッテリに最大限の充電電力を供給します。このソリューションは、入力逆方向ブロッキング FET (RBFET、Q1)、ハイサイド スイッチング FET (HSFET、Q2)、ローサイド スイッチング FET (LSFET、Q3) と高度に統合されています。本デバイスは、デッド バッテリの充電を完全に禁止する安全機能も備えています。

BQ25308 は、ロスレスの内蔵電流センシング機能を搭載しており、部品点数を最小限に抑えて電力損失と BOM コストを低減します。また、ハイサイド ゲートドライブおよびバッテリ温度監視用のブートストラップ ダイオードが内蔵されているため、システム設計を簡素化できます。このデバイスは、ホスト制御なしで、充電サイクルの開始から完了までを実行できます。BQ25308 の充電電圧と充電電流は、外付け抵抗で設定されます。BQ25308 は起動時に充電電圧設定を検出し、4つの段階 (バッテリ短絡、プリコンディショニング、定電流、定電圧) でバッテリを充電します。充電サイクルの終わりに、充電電流が終端電流のスレッショルドを下回り、かつバッテリ電圧が再充電スレッショルドを上回ると、充電器は自動的に処理を終了します。バッテリ電圧が再充電スレッショルドを下回ると、充電器は自動的にまた充電サイクルを開始します。この充電器は、負の温度係数 (NTC) サーミスタに基づくバッテリ温度監視、充電安全タイマ、入力過電圧および過電流保護、バッテリ過電圧保護など、バッテリ充電とシステム動作のためのさまざまな安全機能を備えています。ピンの断線および短絡保護も内蔵されており、充電電流設定ピン ICHG が誤って断線または GND へ短絡した場合に保護されます。サーマル レギュレーションにより充電電流が制御され、大電力動作時や高い周囲温度条件時にダイの温度が制限されます。

STAT ピン出力により、充電状態とフォルト状態がレポートされます。入力電圧が除去されると、デバイスは自動的に HiZ モードに移行し、バッテリから充電器デバイスへのリーク電流が非常に低くなります。 BQ25308 は 3mm × 3mm の薄型 WQFN パッケージで供給されます。



# **5 Device Comparison Table**

	BQ25300	BQ25302	BQ25303J	BQ25306	BQ25308
Battery Cells in Series	1	1	1	1, 2	1
Input Operation Voltage	4.1V to 17V	4.1V to 6.2V	4.1V to 17V	4.1V to 17V	4.1V to 17V
Charge Voltage	3.6V, 4.15V, 4.2V, 4.05V	4.1V, 4.35V, 4.4V, 4.2V	4.1V, 4.35V, 4.4V, 4.2V	programmable from 3.4V to 9.0V	3.6V, 4.15V, 4.2V, 4.05V
Maximum Fast Charge Current ICHG	3.0A	2.0A	3.0A	3.0A	3.0A
Battery Temperature Protection (JEITA or Cold/ Hot)	Cold/Hot	Cold/Hot	JEITA	Cold/Hot	Cold/Hot
Dead Battery Charge Inhibit	No	No	No	No	Yes

Copyright © 2024 Texas Instruments Incorporated

1

Product Folder Links: BQ25308



# **6 Pin Configuration and Functions**




図 6-1. RTE Package 16-Pin WQFN Top View

表 6-1. Pin Functions

	PIN	(1)			
NAME	NO.	I/O <sup>(1)</sup>	DESCRIPTION		
VBUS	1	Р	Charger input voltage. The internal n-channel reverse block MOSFET (RBFET) is connected between VBUS and PMID with VBUS on source. Place a 2.2uF ceramic capacitor from VBUS to GND and place it as close as possible to IC.		
PMID	16	Р	Connected to the drain of the reverse blocking MOSFET (RBFET) and the drain of high-side MOSFET (HSFET). Place ceramic 10µF on PMID to GND and place it as close as possible to IC.		
sw	13,14	Р	Switching node. Connected to output inductor. Internally SW is connected to the source of the n-channel HSFET and the drain of the n-channel LSFET. Connect the 0.047µF bootstrap capacitor from SW to BTST.		
BTST	15	Р	igh-side FET driver supply. Internally, the BTST is connected to the cathode of the internal boost-strap ode. Connect the 0.047µF bootstrap capacitor from SW to BTST.		
GND	11,12	Р	round. Connected directly to thermal pad on the top layer. A single point connection is recommended tween power ground and analog ground near the IC GND pins.		
REGN	2	Р	ow-side FET driver positive supply output. Connect a 2.2µF ceramic capacitor from REGN to GND. The apacitor should be placed close to the IC.		
BAT	10	Al	Battery voltage sensing input. Connect this pin to the positive terminal of the battery pack and the node of inductor output terminal. 10-µF capacitor is recommended to connect to this pin.		
TS	7	Al	Battery temperature voltage input. Connect a negative temperature coefficient thermistor (NTC). Program temperature window with a resistor divider from REGN to TS and TS to GND. Charge suspends when TS pin voltage is out of range. When TS pin is not used, connect a $10$ -k $\Omega$ resistor from REGN to TS and a $10$ -k $\Omega$ resistor from TS to GND. It is recommended to use a $103$ AT-2 thermistor.		
ICHG	4	Al	Charge current program input. Connect a 1% resistor RICHG from this pin to ground to program the charge current as ICHG = $K_{\rm ICHG}$ / $K_{\rm ICHG}$ = 40,000). No capacitor is allowed to connect at this pin. When the ICHG pin is pulled to ground or left open, the charger stops switching and the STAT pin starts blinking.		
STAT	3	АО	Charge status indication output. This pin is an open drain output. Connect this pin to REGN via a current limiting resistor and LED. The STAT pin indicates charger status as:  Charge in progress: STAT pin is pulled LOW  Charge completed, charge disabled by EN: STAT pin is OPEN  Fault conditions: STAT pin blinks		



## 表 6-1. Pin Functions (続き)

PII	PIN		DESCRIPTION
NAME	NO.	1/0(**/	DESCRIPTION
			Charge voltage setting input. VSET pin sets battery charge voltage. Program battery regulation voltage with a resistor pull-down from VSET to GND as:
			• Floating (R > 200kΩ±10%): 3.6V
VSET	9	AI	• Shorted to GND (R < 510Ω): 4.05V
		, "	• $R = 51k\Omega \pm 10\%$ : 4.15V
			• $R = 10k\Omega \pm 10\%$ : 4.2V
			The maximum allowed capacitance on this pin is 50pF.
POL	5	Al	EN pin polarity selection.
EN	6	Al	Device disable input. With the POL pin floating, the device is enabled with the EN pin floating or pulled low, and the device is disabled if the EN pin is pulled high. With POL pin grounded, the device is enabled with the EN pin pulled high, and the device is disabled with the EN pin pulled low or floating.
NC	8	-	No connection. Keep this pin floating or grounded.
Thermal Pad	17	-	Ground reference for the device that is also the thermal pad used to conduct heat from the device. This connection serves two purposes. The first purpose is to provide an electrical ground connection for the device. The second purpose is to provide a low thermal-impedance path from the device die to the PCB. This pad should be tied externally to a ground plane. Ground layer(s) are connected to the thermal pad through vias under the thermal pad.

<sup>(1)</sup> Al = Analog Input, AO = Analog Output, AIO = Analog Input Output, DI = Digital Input, DO = Digital Output, DIO = Digital Input Output, P = Power

## 7 Specifications

## 7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

PARA	METER	MIN	MAX	UNIT
	VBUS (converter not switching)	-2	28	V
	PMID(converter not switching)	-0.3	28	V
Voltage Bange (with respect to CND)	SW	-2 <sup>(3)</sup>	20	V
Voltage Range (with respect to GND)	BTST	-0.3	25.5	V
	BAT	-0.3	11	V
	ICHG, REGN, TS, STAT, POL, /EN	-0.3	5.5	V
Voltage Range (with respect to GND)	VSET	-0.3	11 <sup>(2)</sup>	V
Voltage Range	BTST to SW	-0.3	5.5	V
Output Sink Current	STAT		6	mA
Output Sink Current	REGN		16	mA
Junction temperature	T <sub>J</sub>	-40	150	°C
Storage temperature	T <sub>stg</sub>	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 ESD Ratings

				UNIT
V	Floatrostatic disabarga	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>		\/
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±250	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

, ,	PARAMETER	MIN	NOM	MAX	UNIT
V <sub>VBUS</sub>	Input voltage	4.1		17	V
V <sub>BAT</sub>	Battery voltage			4.2	V
I <sub>VBUS</sub>	Input current			3	Α
I <sub>SW</sub>	Output current (SW)			3	Α
T <sub>A</sub>	Ambient temperature	-40		85	°C
L	Recommended inductance at V <sub>VBUS_MAX</sub> < 6.2V		1.0		μH
L	Recommended inductance at V <sub>VBUS_MAX</sub> > 6.2V		2.2		μH
C <sub>VBUS</sub>	Recommended capacitance at VBUS		2.2		μF
C <sub>PMID</sub>	Recommended capacitance at PMID		10		μF
C <sub>BAT</sub>	Recommended capacitance at BAT		10		μF

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

7

<sup>(2)</sup> The absolute maximum rating is specified at 11V DC voltage and up to 13V for a maximum 100us

<sup>(3) -3</sup>V for 10ns transient

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 7.4 Thermal Information

		BQ25308	
	THERMAL METRIC(1)	RTE	UNIT
		16-PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance (JEDEC <sup>(1)</sup> )	45.8	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	48.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	19.0	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	1.3	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	19	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	7.9	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 7.5 Electrical Characteristics

 $V_{VBUS\_UVLOZ} < V_{VBUS\_OVP} \text{ and } V_{VBUS} > V_{BAT} + V_{SLEEP}, L = 2.2 \mu H, T_{J} = -40 ^{\circ} C \text{ to } +125 ^{\circ} C, \text{ and } T_{J} = 25 ^{\circ} C \text{ for typical values (unless otherwise noted)}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
QUIESCENT CURI	RENT					
I <sub>VBUS_REVS</sub>	VBUS reverse current from BAT/SW to VBUS, T <sub>J</sub> = -40°C - 85°C	$V_{\rm BAT}$ = $V_{\rm SW}$ = 4.5V, $V_{\rm BUS}$ is shorted to GND, measure $V_{\rm BUS}$ reverse current		0.07	3	μA
I <sub>Q_VBUS_DIS</sub>	VBUS leakage current in disable mode, T <sub>J</sub> = -40°C - 85°C	V <sub>BUS</sub> = 5V, V <sub>BAT</sub> = 4V, charger is disabled, /EN is pulled high		3.5	4.25	μA
I <sub>Q_BAT_HIZ</sub>	BAT and SW pin leakage current in HiZ mode, T <sub>J</sub> = -40°C - 65°C	$V_{BAT} = V_{SW} = 4.5V$ , $V_{BUS}$ floating		0.17	1	μΑ
VBUS POWER UP						
V <sub>VBUS_OP</sub>	V <sub>BUS</sub> operating range		4.1		17	V
V <sub>VBUS_UVLOZ</sub>	V <sub>BUS</sub> power on reset	V <sub>BUS</sub> rising	3		3.8	V
V <sub>VBUS_UVLOZ_HYS</sub>	V <sub>BUS</sub> power on reset hysteresis	V <sub>BUS</sub> falling		250		mV
V <sub>VBUS_LOWV</sub>	A condition to turnon REGN	V <sub>BUS</sub> rising, REGN turns on, V <sub>BAT</sub> = 3.2V	3.8	3.9	4	V
V <sub>VBUS_LOWV_HYS</sub>	A condition to turnon REGN, hysteresis	V <sub>BUS</sub> falling, REGN turns off, V <sub>BAT</sub> = 3.2V		300		mV
V <sub>SLEEP</sub>	Enter sleep mode threshold	V <sub>BUS</sub> falling, V <sub>BUS</sub> - VBAT, V <sub>VBUS_LOWV</sub> < V <sub>BAT</sub> < V <sub>BATREG</sub>	30	60	100	mV
V <sub>SLEEPZ</sub>	Exit sleep mode threshold	V <sub>BUS</sub> rising, V <sub>BUS</sub> - V <sub>BAT</sub> , V <sub>VBUS_LOWV</sub> < V <sub>BAT</sub> < V <sub>BATREG</sub>	110	157	295	mV
V <sub>VBUS_OVP_RISE</sub>	V <sub>BUS</sub> overvoltage rising threshold	V <sub>BUS</sub> rising, converter stops switching	17	17.4	17.8	V
V <sub>VBUS_OVP_HYS</sub>	V <sub>BUS</sub> overvoltage falling hysteresis	V <sub>BUS</sub> falling, converter stops switching		750		mV
MOSFETS						
R <sub>DSON_Q1</sub>	Top reverse blocking MOSFET on- resistance between VBUS and PMID (Q1)	V <sub>REGN</sub> = 5V		40	65	mΩ
R <sub>DSON_Q2</sub>	High-side switching MOSFET on- resistance between PMID and SW (Q2)	V <sub>REGN</sub> = 5V		50	82	mΩ
R <sub>DSON_Q3</sub>	Low-side switching MOSFET on- resistance between SW and GND (Q3)	V <sub>REGN</sub> = 5V		45	72	mΩ
BATTERY CHARG	ER					

Product Folder Links: BQ25308

Copyright © 2024 Texas Instruments Incorporated



## 7.5 Electrical Characteristics (続き)

 $V_{VBUS\_UVLOZ} < V_{VBUS\_OVP} \text{ and } V_{VBUS} > V_{BAT} + V_{SLEEP}, L = 2.2 \mu H, T_{J} = -40 ^{\circ} C \text{ to } +125 ^{\circ} C, \text{ and } T_{J} = 25 ^{\circ} C \text{ for typical values (unless otherwise noted)}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		VSET pin floating, T <sub>J</sub> = -40°C to +85°C	3.582	3.6	3.618	V
		VSET pin is grounded, T <sub>J</sub> = -40°C to +85°C	4.03	4.05	4.07	V
V <sub>BATREG</sub>	Charge voltage regulation	Connect VSET pin to $51k\Omega$ resistor, $T_J = -40$ °C to $+85$ °C	4.13	4.15	4.17	V
		Connect VSET pin to $10k\Omega$ resistor, $T_J = -40$ °C to $+85$ °C	4.179	4.2	4.221	V
		ICHG set at 1.72A with R <sub>ICHG</sub> =23.2kΩ	1.55	1.72	1.89	Α
I <sub>CHG</sub>	Charge current regulation	ICHG set at 1.0A with RICHG=40.2kΩ	0.9	1	1.1	Α
		ICHG set at 0.5A with R <sub>ICHG</sub> =78.7kΩ	0.4	0.5	0.6	Α
		ICHG = 1.72A, 10% of ICHG, RICHG=23.2kΩ	138	172	206	mA
I <sub>TERM</sub>	Termination current	ICHG = 1.0A, 10% of ICHG, RICHG=40.2kΩ	70	100	130	mA
		ICHG = 0.5A, ITERM =63mA RICHG=78.7kΩ	33	63	93	mA
		ICHG = 1.72A, 10% of ICHG, R <sub>ICHG</sub> =23.2kΩ	115	172	225	mA
I <sub>PRECHG</sub>	Precharge current	ICHG = 1.0A, 10% of ICHG, $R_{ICHG}$ =40.2k $\Omega$	50	100	150	mA
		ICHG = 0.5A, 10% of ICHG, $R_{ICHG}$ =78.7k $\Omega$	28	63	98	mA
V <sub>BAT_PRECHG_RISE_L</sub> FP	VBAT precharge rising threshold for LiFePO4	Trickle to precharge, V <sub>BATREG</sub> = 3.6V	2.05	2.2	2.35	V
V <sub>BAT_PRECHG_FALL_L</sub> FP	VBAT precharge rising threshold for LiFePO4	Precharge to trickle, V <sub>BATREG</sub> = 3.6V	1.85	2	2.15	V
I <sub>BAT_TRICKLE_LFP</sub>	Trickle charge current for LiFePO4	V <sub>BAT</sub> < V <sub>BAT_PRECHG_FALL</sub> , V <sub>BATREG</sub> = 3.6V	25	35	46	mA
V <sub>BAT_SHORT_RISE_LF</sub> P	VBAT short rising threshold for LiFePO4	Short to trickle, V <sub>BATREG</sub> = 3.6V	1.1	1.2	1.3	V
V <sub>BAT_SHORT_RISE</sub>	VBAT short rising threshold	Short to precharge, V <sub>BATREG</sub> = 4.05V / 4.15V / 4.2V	2.05	2.2	2.35	V
V <sub>BAT_SHORT_FALL_LF</sub>	VBAT short falling threshold for LiFePO4	Trickle to short, V <sub>BATREG</sub> = 3.6V	0.9	1	1.1	V
V <sub>BAT_SHORT_FALL</sub>	VBAT short falling threshold	Precharge to short, V <sub>BATREG</sub> = 4.05V / 4.15V / 4.2V	1.85	2	2.15	V
		0.5V < V <sub>BAT</sub> < V <sub>BAT_SHORT_FALL</sub> , T <sub>J</sub> = 25°C		-1.5	1	uA
I <sub>BAT_SHORT</sub>	Leakage current into battery	0.5V < V <sub>BAT</sub> < V <sub>BAT_SHORT_FALL</sub> , T <sub>J</sub> = -40°C to +85°C		-1.5	5	uA
V <sub>BAT_LOWV_RISE</sub>	Rising threshold	Precharge to fast charge	2.9	3	3.1	V
V <sub>BAT_LOWV_FALL</sub>	Falling threshold	Fast charge to precharge	2.6	2.7	2.8	V
V <sub>RECHG_HYS</sub>	Recharge hysteresis below V <sub>BATREG</sub>	V <sub>BAT</sub> falling	110	160	216	mV
INPUT VOLTAGE /	CURRENT REGULATION	,				
V <sub>INDPM_MIN</sub>	Minimum input voltage regulation	V <sub>BAT</sub> = 3.5V, measured at PMID pin	3.9	4.0	4.1	V
V <sub>INDPM</sub>	Input voltage regulation	V <sub>BAT</sub> = 4V, measured at PMID pin, V <sub>INDPM</sub> = 1.085*V <sub>BAT</sub> + 0.025V	4.27	4.37	4.47	V
I <sub>INDPM_3A</sub>	Input current regulation		3	3.35	3.7	Α
BATTERY OVER-V	OLTAGE PROTECTION					
V <sub>BAT_OVP_RISE</sub>	Battery overvoltage rising threshold	V <sub>BAT</sub> rising, as percentage of V <sub>BATREG</sub> (V <sub>BATREG</sub> = 4.15V)			104	%
V <sub>BAT_OVP_RISE</sub>	Battery overvoltage rising threshold	V <sub>BAT</sub> rising, as percentage of V <sub>BATREG</sub>	101.9	103.5	105	%
V <sub>BAT_OVP_FALL</sub>	Battery overvoltage falling threshold	V <sub>BAT</sub> falling, as percentage of V <sub>BATREG</sub>	100.0	101.6	103.1	%

9

Product Folder Links: BQ25308



## 7.5 Electrical Characteristics (続き)

 $V_{VBUS\_UVLOZ} < V_{VBUS\_OVP} \text{ and } V_{VBUS} > V_{BAT} + V_{SLEEP}, L = 2.2 \mu H, T_{J} = -40 ^{\circ} C \text{ to } +125 ^{\circ} C, \text{ and } T_{J} = 25 ^{\circ} C \text{ for typical values (unless otherwise noted)}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CONVERTER PRO	DTECTION					
V <sub>BTST_REFRESH</sub>	Bootstrap refresh comparator threshold	(V <sub>BTST</sub> - V <sub>SW</sub> ) when LSFET refresh pulse is requested, V <sub>BUS</sub> = 5V	2.7	3	3.3	V
I <sub>HSFET_OCP</sub>	HSFET cycle by cycle over current limit threshold		5.2	6.2	6.7	Α
STAT INDICATION						
I <sub>STAT</sub> SINK	STAT pin sink current		6			mA
F <sub>BLINK</sub>	STAT pin blink frequency			1		Hz
F <sub>BLINK</sub> DUTY	STAT pin blink duty cycle			50		%
THERMAL REGUL	ATION AND THERMAL SHUTDOWN					
T <sub>REG</sub>	Junction temperature regulation accuracy		111	120	133	°C
т	Thermal shutdown rising threshold	Temperature increasing		150		°C
T <sub>SHUT</sub>	Thermal shutdown falling threshold	Temperature decreasing		125		°C
BUCK MODE OPE	RATION					
F <sub>SW</sub>	PWM switching frequency	SW node frequency	1.02	1.2	1.38	MHz
D <sub>MAX</sub>	Maximum PWM Duty Cycle			97		%
REGN LDO						
V <sub>REGN_UVLO</sub>	REGN UVLO	V <sub>VBUS</sub> rising			3.85	V
V <sub>REGN</sub>	REGN LDO output voltage	V <sub>VBUS</sub> = 5V, I <sub>REGN</sub> = 0 to 16mA	4.2		5	V
V <sub>REGN</sub>	REGN LDO output voltage	V <sub>VBUS</sub> = 12V, I <sub>REGN</sub> = 16mA	4.5		5.4	V
ICHG SETTING					,	
V <sub>ICHG</sub>	ICHG pin regulated voltage		993	998	1003	mV
R <sub>ICHG_SHORT_FALL</sub>	Resistance to disable charge		1			kΩ
R <sub>ICHG_OPEN_RISE</sub>	Minimum resistance to disable charge				565	kΩ
R <sub>ICHG</sub>	Programmable resistance at ICHG		11.7		250	kΩ
R <sub>ICHG_MIN_SLE1</sub>	Minimum programmable resistance at ICHG		11.7			kΩ
R <sub>ICHG_HIGH</sub>	ICHG setting resistor threshold to clamp precharge and termination current to 63mA	R <sub>ICHG</sub> > R <sub>ICHG_HIGH</sub>	60	65	70	kΩ
		ICHG set at 1.72A with $R_{ICHG}$ = 23.2k $\Omega$ , $I_{CHG}$ = $K_{ICHG}$ / $R_{ICHG}$	36000	40000	44000	ΑχΩ
K <sub>ICHG</sub>	Charge current ratio	ICHG set at 1.0A with $R_{ICHG}$ = 40.2k $\Omega$ , $I_{CHG}$ = $K_{ICHG}$ / $R_{ICHG}$	36000	40280	44000	ΑχΩ
		ICHG set at 0.5A with R <sub>ICHG</sub> = 78.7k $\Omega$ , I <sub>CHG</sub> = K <sub>ICHG</sub> / R <sub>ICHG</sub>	32000	40700	48000	ΑχΩ
COLD/HOT THERI	MISTOR COMPARATOR					
V <sub>T1</sub> %	TCOLD (0°C) threshold, charge suspended if thermistor temperature is below T1	$V_{TS}$ rising, as percentage to $V_{REGN}$	72.68	73.5	74.35	%
V <sub>T1</sub> %	V <sub>TS</sub> falling	As Percentage to V <sub>REGN</sub>	70.68	71.5	72.33	%
THOT (45°C) threshold, charge suspended if thermistor temperature is above T_HOT		$V_{TS}$ falling, as percentage to $V_{REGN}$	46.35	47.25	48.15	%
V <sub>T3</sub> %	V <sub>TS</sub> rising	As percentage to VREGN	47.35	48.25	49.15	%

Copyright © 2024 Texas Instruments Incorporated

10

Product Folder Links: BQ25308



## 7.5 Electrical Characteristics (続き)

 $V_{VBUS\_UVLOZ} < V_{VBUS\_OVP} \text{ and } V_{VBUS} > V_{BAT} + V_{SLEEP}, L = 2.2 \mu H, T_{J} = -40 ^{\circ} C \text{ to } +125 ^{\circ} C, \text{ and } T_{J} = 25 ^{\circ} C \text{ for typical values (unless otherwise noted)}$ 

·	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LOGIC I/O PIN CHARACTERESTICS (POL, EN)						
V <sub>ILO</sub>	Input low threshold	Falling			0.4	V
V <sub>IH</sub>	Input high threshold	Rising	1.3			V
I <sub>BIAS</sub>	High-level leakage current at /EN pin	/EN pin is pulled up to 1.8 V		1		μA

## 7.6 Timing Requirements


	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT		
VBUS/BAT POWER UP								
t <sub>CHG_ON_EN</sub>	Delay from enable at /EN pin to charger power on	/EN pin voltage rising		245		ms		
t <sub>CHG_ON_VBUS</sub>	Delay from VBUS to charge start	/EN pin is grounded, batttery present	275		ms			
BATTERY CHARGER								
t <sub>SAFETY_FAST</sub> Charge safety timer Fast charge		Fast charge safety timer 20 hours	15.0	20.0	24.0	hr		
t <sub>SAFETY_PRE</sub>	Charge safety timer	Precharge safety timer	1.5 2.0 2.5		hr			

資料に関するフィードバック(ご意見やお問い合わせ)を送信

11



## 7.7 Typical Characteristics





## **8 Detailed Description**


## 8.1 Overview

The BQ25308 is a highly integrated standalone switch-mode battery charger for single cell Li-lon and Li-polymer batteries with charge voltage and charge current programmable by an external resistor. It includes an input reverse-blocking FET (RBFET, Q1), high-side switching FET (HSFET, Q2), low-side switching FET (LSFET, Q3), and bootstrap diode for the high-side gate drive as well as current sensing circuitry.

Product Folder Links: BQ25308

13

## 8.2 Functional Block Diagram





### 8.3 Feature Description

#### 8.3.1 Device Power Up

The EN pin enables or disables the device. When the device is disabled, the device draws minimum current from the VBUS pin. The device can be powered up from either VBUS or by enabling the device from the EN pin.

#### 8.3.1.1 Power-On-Reset (POR)

The EN pin can enable or disable the device. When the device is disabled, the device is in disable mode and it draws minimum current at VBUS. When the device is enabled, if VBUS rises above V<sub>VBUS UVI OZ</sub>, the device powers part of internal bias and comparators and starts Power on Reset (POR).

#### 8.3.1.2 REGN Regulator Power Up

The internal bias circuits are powered from the input source. The REGN supplies internal bias circuits as well as the HSFET and LSFET gate drive. The REGN also provides voltage rail to STAT LED indication. The REGN is enabled when all the below conditions are valid:

- Chip is enabled by EN pin
- V<sub>VBUS</sub> above V<sub>VBUS</sub> <sub>UVLOZ</sub>
- V<sub>VBUS</sub> above V<sub>BAT</sub> + V<sub>SLEEPZ</sub>
- After sleep comparator deglitch time, VSET detection time, and REGN delay time

REGN remains on at fault conditions. REGN is powered by VBUS only and REGN is off when VBUS power is removed.

#### 8.3.1.3 Charger Power Up

Following REGN power-up, if there is no fault conditions, the charger powers up with soft start. If there is any fault, the charger remains off until fault is cleared. Any of the fault conditions below gates charger power-up:

- V<sub>VBUS</sub> > V<sub>VBUS</sub> OVP
- Thermistor cold/hot fault on TS pin
- $V_{BAT} > V_{BAT OVP}$
- Safety timer fault
- ICHG pin is open or shorted to GND
- Die temperature is above TSHUT

#### 8.3.1.4 Charger Enable and Disable by EN Pin

With the POL pin floating, the charger can be enabled with  $\overline{\text{EN}}$  pin pulled low (or floating) or disabled by  $\overline{\text{EN}}$  pin pulled high. The charger is in disable mode when disabled.

### 8.3.1.5 Device Unplugged From Input Source

When V<sub>RUS</sub> is removed from an adaptor, the device stays in HiZ mode and the leakage current from the battery to the BAT pin and SW pin is less than I<sub>Q BAT HIZ</sub>.

### 8.3.2 Battery Charging Management

Copyright © 2024 Texas Instruments Incorporated

The BQ25308 charges a 1-cell Li-Ion battery with up to 3.0-A charge current for high a capacity battery from 4.1-V to 17-V input voltage. A new charge cycle starts when the charger power-up conditions are met. The charge voltage is set by an external resistor connected at the VSET pin and charge current are set by external resistors at the ICHG pin. The charger terminates the charging cycle when the charging current is below the termination threshold I<sub>TERM</sub> and charge voltage is above the recharge threshold(V<sub>BATREG</sub> - V<sub>RECHG HYS</sub>), and device is not in IINDPM or thermal regulation. When a fully charged battery's voltage is discharged below the recharge threshold, the device automatically starts a new charging cycle with safety timer reset. To initiate a recharge cycle, the conditions of charger power-up must be met. The STAT pin output indicates the charging status of charging (LOW), charging complete or charge disabled (HIGH), or charging faults (BLINKING).

Product Folder Links: BQ25308



#### 8.3.2.1 Battery Charging Profile

The device charges the battery in three phases: preconditioning, constant current, constant voltage. The device charges the battery based on charge voltage set by the VSET pin and charge current set by the ICHG pin as well as actual battery voltage. The battery charging profile is shown in  $\boxtimes$  8-1.

表 8-1. Charging Current Setting

MODE	BATTERY VOLTAGE V <sub>BAT</sub>	CHARGE CURRENT	TYPICAL VALUE
Battery Short	V <sub>BAT</sub> < V <sub>BAT_SHORT</sub>	Charge Inhibited	-1.5uA
Precharge	V <sub>BAT_SHORT</sub> < V <sub>BAT</sub> < V <sub>BAT_LOWV</sub>	I <sub>PRECHG</sub>	10% of I <sub>CHG</sub> ( I <sub>PRE</sub> > 63mA )
Fast Charge	$V_{BAT\_LOWV} < V_{BAT}$	I <sub>CHG</sub>	Set by ICHG resistor




図 8-1. Battery Charging Profile

#### 8.3.2.2 Battery Charging Profile for LiFePO4

When  $V_{BATREG}$  is set to 3.6V (for LiFePO4 batteries), the device charges the battery in four phases: trickle charge, preconditioning, constant current, constant voltage. The device charges the battery based on charge voltage set by the VSET pin and charge current set by the ICHG pin as well as actual battery voltage. Refer to  $\boxtimes$  8-2for the battery charging profile when  $V_{BATREG}$  = 3.6V.

表 8-2. Charging Current Setting for  $V_{BATREG} = 3.6V$ 

MODE	BATTERY VOLTAGE V <sub>BAT</sub>	CHARGE CURRENT	TYPICAL VALUE
Battery Short	V <sub>BAT</sub> < V <sub>BAT_SHORT</sub>	Charge Inhibited	-1.5uA
Trickle Charge	V <sub>BAT_SHORT</sub> < V <sub>BAT</sub> < V <sub>BAT_TRICKLE</sub>	I <sub>BAT_TRICKLE</sub>	35 mA
Precharge	V <sub>BAT_TRICKLE</sub> < V <sub>BAT</sub> < V <sub>BAT_LOWV</sub>	I <sub>PRECHG</sub>	10% of I <sub>CHG</sub> ( I <sub>PRE</sub> > 63mA )
Fast Charge	V <sub>BAT_LOWV</sub> < V <sub>BAT</sub>	I <sub>CHG</sub>	Set by ICHG resistor

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated






図 8-2. Battery Charging Profile for V<sub>BATREG</sub> = 3.6V

#### 8.3.2.3 Precharge

The device charges the battery at 10% of set fast charge current in precharge mode. When  $R_{ICHG} > R_{ICHG\_HIGH}$ , the precharge current is clamped at 63mA.

#### 8.3.2.4 Charging Termination

The device terminates a charge cycle when the battery voltage is above recharge threshold and the charge current is below termination current. After a charging cycle is completed, the converter stops swicthing, charge is terminated and the system load is powered from battery. Termination is temporarily disabled when the charger device is in input current regulation or thermal regulation mode and the charging safety timer is counted at half the clock rate. The charge termination current is 10% of set fast charge current if  $R_{ICHG} < R_{ICHG\_HIGH}$ . The termination current is clamped at 63mA if  $R_{ICHG} > R_{ICHG\_HIGH}$ .

#### 8.3.2.5 Battery Recharge

A charge cycle is completed when battery is fully charged with charge terminated. If the battery voltage decreases below the recharge threshold ( $V_{BATREG}$  -  $V_{RECHG\_HYS}$ ), the charger is enabled with safety timer reset and enabled.

#### 8.3.2.6 Charging Safety Timer

The device has a built-in safety timer to prevent an extended charging cycle due to abnormal battery conditions. The safety timer is 20 hours when the battery voltage is above  $V_{BAT\_LOWV}$  threshold and 2 hours when below  $V_{BAT\_LOWV}$  threshold. When the safety timer expires, charge is suspended until the safety timer is reset. The safety timer is reset and charge starts under one of the following conditions:

- · Battery voltage falls below recharge threshold
- VBUS voltage is recycled
- EN pin is toggled
- Battery voltage transits across V<sub>BAT SHORT</sub> threshold
- Battery voltage transits across V<sub>BAT LOWV</sub> threshold

If the safety timer expires and the battery voltage is above the recharge threshold, the charger is suspended and the STAT pin is open. If the safety timer expires and the battery voltage is below the recharge threshold, the charger is suspended and the STAT pin blinks to indicate a fault. The safety timer fault is cleared with safety timer reset.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

17




During input current regulation, thermal regulation, the safety timer counts at half the original clock frequency and the safety timer is doubled. During TS fault,  $V_{BUS\_OVP}$ ,  $V_{BAT\_OVP}$ , ICHG pin open and short, and IC thermal shutdown faults, the safety timer is suspended. Once the fault(s) is clear, the safety timer resumes to count.

#### 8.3.2.7 Thermistor Temperature Monitoring

The charger device provides a single thermistor input TS pin for battery temperature monitor. RT1 and RT2 program the cold temperature T1 and hot temperature T3. In the equations,  $R_{NTC,T1}$  is the NTC thermistor resistance value at temperature T1 and  $R_{NTC,T3}$  is the NTC thermistor resistance values at temperature T3. Select 0°C to 45°C for the battery charge temperature range, then NTC thermistor 103AT-2 resistance  $R_{NTC,T1}$  = 27.28 k $\Omega$  ( at 0°C) and  $R_{NTC,T3}$  = 4.91 k $\Omega$  (at 45°C), from  $\pm$  1 and  $\pm$  2, RT1 and RT2 are derived as:

- RT1 =  $4.53 \text{ k}\Omega$
- RT2 = 22.6  $k\Omega$



☑ 8-3. Battery Temperature Sensing Circuit

$$RT2 = \frac{R_{NTC,T1} \times R_{NTC,T3} \times \left(\frac{1}{V_{T3}\%} - \frac{1}{V_{T1}\%}\right)}{R_{NTC,T1} \times \left(\frac{1}{V_{T1}\%} - 1\right) - R_{NTC,T3} \times \left(\frac{1}{V_{T3}\%} - 1\right)}$$
(1)

$$RT1 = \frac{\frac{1}{V_{T1}\%} - 1}{\frac{1}{R_{T2}} + \frac{1}{R_{NTC,T1}}} \tag{2}$$

#### 8.3.3 Charging Status Indicator (STAT)

The device indicates charging state on the open drain STAT pin. The STAT pin can drive a LED that is pulled up to REGN rail through a current limit resistor.

表 8-3. STAT Pin State

CHARGING STATE	STAT INDICATOR
Charging in progress (including recharge)	LOW
Charging complete	HIGH
HiZ mode, sleep mode, charge disable	HIGH
Safety timer expiration with battery voltage above recharge threshold	HIGH

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated



## 表 8-3. STAT Pin State (続き)

	2 of on the first the order of the control of the c					
	CHARGING STATE	STAT INDICATOR				
Cha	arge faults:					
1.	VBUS input over voltage					
2.	TS cold/hot faults					
3.	Battery over voltage	BLINKING at 1 Hz				
4.	IC thermal shutdown	with 50% duty cycle				
5.	Safety timer expiration with battery voltage below recharge threshold					
6.	ICHG pin open or short					

#### 8.3.4 Protections

#### 8.3.4.1 Voltage and Current Monitoring

The device closely monitors input voltage and input current for safe operation.

#### 8.3.4.1.1 Input Over-Voltage Protection

This device integrates the functionality of an input over-voltage protection (OVP). The input OVP threshold is  $V_{VBUS\_OVP\_RISE}$ . During an input over-voltage event, the converter stops switching and safety timer stops counting as well. The converter resumes switching and the safety timer resumes counting once the VBUS voltage drops back below ( $V_{VBUS\_OVP\_RISE}$  -  $V_{VBUS\_OVP\_HYS}$ ). The REGN LDO remains on during an input over-voltage event. The STAT pin blinks during an input OVP event.

### 8.3.4.1.2 Input Voltage Dynamic Power Management (VINDPM)

When the input current of the device exceeds the current capability of the power supply, the charger device regulates PMID voltage by reducing charge current to avoid crashing the input power supply. VINDPM dynamically tracks the battery voltage. The actual VINDPM is the higher of  $V_{INDPM\_MIN}$  and (1.085\*VBAT + 25mV).

#### 8.3.4.1.3 Input Current Limit

The device has built-in input current limit. When the input current is over the threshold I<sub>INDPM</sub>, the converter duty cycle is reduced to reduce input current.

#### 8.3.4.1.4 Cycle-by-Cycle Current Limit

High-side (HS) FET current is cycle-by-cycle limited. Once the HSFET peak current hits the limit I<sub>HSFET\_OCP</sub>, the HSFET shuts down until the current is reduced below a threshold.

#### 8.3.4.2 Thermal Regulation and Thermal Shutdown

The device monitors the junction temperature  $T_J$  to avoid overheating the chip and limit the device surface temperature. When the internal junction temperature exceeds thermal regulation limit  $T_{REG}$ , the device lowers down the charge current. During thermal regulation, the average charging current is usually below the programmed battery charging current. Therefore, termination is disabled and the safety timer runs at half the clock rate.

Additionally, the device has thermal shutdown built in to turn off the charger when device junction temperature exceeds  $T_{SHUT}$  rising threshold. The charger is reenabled when the junction temperature is below  $T_{SHUT}$  falling threshold. During thermal shutdown, the safety timer stops counting and it resumes when the temperature drops below the threshold.

#### 8.3.4.3 Battery Protection

#### 8.3.4.3.1 Battery Over-Voltage Protection (V<sub>BAT OVP</sub>)

The battery voltage is clamped at above the battery regulation voltage. When the battery voltage is over  $V_{BAT\_OVP\_RISE}$ , the converter stops switching until the battery voltage is below the falling threshold. During a battery over-voltage event, the safety timer stops counting and the STAT pin reports the fault and it resumes

Product Folder Links: BQ25308

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

19



once the battery voltage falls below the falling threshold. A 7-mA pull-down current is on the BAT pin once BAT\_OVP is triggered. BAT\_OVP may be triggered in charging mode, termination mode, and fault mode.

#### 8.3.4.3.2 Dead Battery Charge Inhibit

When VBAT is below V<sub>BAT\_SHORT</sub>, charging is inhibited. This prevents charging a dangerously discharged battery, which can be useful for applications that do not include a battery protector.

## 8.3.4.4 ICHG Pin Open and Short Protection

To protect against when the ICHG pin is short or open, the charger immediately shuts off once the ICHG pin is open or short to GND and the STAT pin blinks to report the fault. At powerup, if the ICHG pin is detected open or short to GND, the charge does not power up until the fault is clear.

#### 8.4 Device Functional Modes

#### 8.4.1 Disable Mode, HiZ Mode, Sleep Mode, Charge Mode, Termination Mode, and Fault Mode

The device operates in different modes depending on VBUS voltage, battery voltage, and  $\overline{\text{EN}}$  pin, POL pin, and ICHG pin connection. The functional modes are listed in the following table.

**CHARGE ENABLED** MODE CONDITIONS **REGN LDO STAT PIN** Device is disabled, POL floating or **OFF** NO **OPEN** pulled high, and EN pulled high Disable Mode Device is disabled, POL pulled low, **OFF** NO **OPEN** EN pulled low or floating Device is enabled and HiZ Mode OFF NO **OPEN** V<sub>VBUS</sub> < V<sub>VBUS</sub> UVLOZ Device is enabled and OFF NO **OPEN** Sleep Mode  $V_{VBUS} > V_{VBUS UVLOZ}$  and V<sub>VBUS</sub> < V<sub>BAT</sub> + V<sub>SLEEPZ</sub> Device is enabled, V<sub>VBUS</sub> > V<sub>VBUS</sub> LOWV and V<sub>VBUS</sub> > V<sub>BAT</sub> + ON YES SHORT to GND Charge Mode  $V_{\text{SLEEPZ}}$ , no faults, charge is not terminated  $V_{VBUS} > V_{VBUS\_LOWV}$  and  $V_{VBUS} >$ Charge Termination V<sub>BAT</sub> + V<sub>SLEEPZ</sub> and device is enabled, ON NO **OPEN** Mode no faults, charge is terminated V<sub>BUS OVP</sub>, TS cold/hot, V<sub>BAT OVP</sub>, IC

ON

Product Folder Links: BQ25308

NO

表 8-4. Device Functional Modes

thermal shutdown, safety timer fault,

ICHG pin open or short

Fault Mode

**BLINKING** 



## 9 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

## 9.1 Application Information

A typical application consists of a single cell battery charger for Li-Ion and Li-polymer and LiFePO4 batteries used in a wide range of portable devices and accessories. It integrates an input reverse-block FET (RBFET, Q1), high-side switching FET (HSFET, Q2), and low-side switching FET (LSFET, Q3). The Buck converter output is connected to the battery directly to charge the battery and power system loads. The device also integrates a bootstrap diode for high-side gate drive.

## 9.2 Typical Applications

The typical applications in this section include a standalone charger without power path and a standalone charger with external power path.

21

Product Folder Links: BQ25308



## 9.2.1 Typical Application

The typical application in this section includes a standalone charger without power path.




図 9-1. Typical Application Diagram

### 9.2.1.1 Design Requirements

表 9-1. Design Requirements

PARAMETER	VALUE	
Input Voltage	4.1V to 17V	
Input Current	3.0A	
Fast Charge Current	3.0A	
Battery Regulation Voltage	3.6/4.05V/4.15V/4.2V	

資料に関するフィードバック(ご意見やお問い合わせ) を送信

#### 9.2.1.2 Detailed Design Procedure

#### 9.2.1.2.1 Charge Voltage Settings

Battery charge voltage is set by a resistor connected at the VSET pin. When the REGN LDO startup conditions are met, and before the REGN LDO powers up, the internal VSET detection circuit is enabled to detect VSET pin resistance and set battery charge voltage accordingly. The VSET detection circuit is disabled after detection is complete and changing resistance values on the fly does not change the battery charge voltage. VSET detection is reenabled once the REGN LDO is recycled.

#### 9.2.1.2.2 Charge Current Setting

The charger current is set by the resistor value at the ICHG pin according to the equation below:

$$I_{CHG}(A) = K_{ICHG}(A \cdot \Omega) / R_{ICHG}(\Omega)$$

 $K_{ICHG}$  is a coefficient that is listed in the Electrical Characteristics table and  $R_{ICHG}$  is the value of the resistor at the ICHG pin to GND.  $K_{ICHG}$  is typically 40,000 (A· $\Omega$ ) and it is slightly shifted up at lower charge current setting. The  $K_{ICHG}$  vs ICHG typical characteresitc curve is shown in  $\boxtimes$  7-3.

#### 9.2.1.2.3 Inductor Selection

The 1.2-MHz switching frequency allows the use of small inductor and capacitor values. The inductance value is selected based on the maximum input voltage  $V_{VBUS\_MAX}$  in the application. A 1- $\mu$ H inductor is recommended if  $V_{VBUS\_MAX} < 6.2V$  and a 2.2- $\mu$ H inductor is recommended if  $V_{VBUS\_MAX} > 6.2V$ . Inductor saturation current  $I_{SAT}$  should be higher than the charging current  $I_{CHG}$  plus half the ripple current  $I_{RIPPLE}$ :

$$I_{SAT} \ge I_{CHG} + (1/2) I_{RIPPLE} \tag{3}$$

The inductor ripple current  $I_{RIPPLE}$  depends on the input voltage ( $V_{VBUS}$ ), the duty cycle (D =  $V_{BAT}/V_{VBUS}$ ), the switching frequency ( $f_S$ ), and the inductance (L).

$$I_{RIPPLE} = \frac{V_{IN} \times D \times (1 - D)}{fs \times L}$$
(4)

The maximum inductor ripple current occurs when the duty cycle (D) is 0.5 or approximately 0.5.

#### 9.2.1.2.4 Input Capacitor

Design input capacitance to provide enough ripple current rating to absorb the input switching ripple current. Worst case RMS ripple current is half of the charging current when the duty cycle is 0.5. If the converter does not operate at 50% duty cycle, then the worst case capacitor RMS current  $I_{Cin}$  occurs where the duty cycle is closest to 50% and can be estimated using  $\pm$  5.

$$I_{CIN} = I_{CHG} \times \sqrt{D \times (1 - D)}$$
 (5)

A low ESR ceramic capacitor such as X7R or X5R is preferred for the input decoupling capacitor and should be placed as close as possible to the drain of the high-side MOSFET and source of the low-side MOSFET. The voltage rating of the capacitor must be higher than the normal input voltage level. A rating of 25-V or higher capacitor is preferred for 15-V input voltage.

### 9.2.1.2.5 Output Capacitor

Ensure that the output capacitance has enough ripple current rating to absorb the output switching ripple current. The equation below shows the output capacitor RMS current I<sub>COUT</sub> calculation.

$$I_{COUT} = \frac{I_{RIPPLE}}{2 \times \sqrt{3}} \approx 0.29 \times I_{RIPPLE}$$
(6)

The output capacitor voltage ripple can be calculated as follows:


資料に関するフィードバック(ご意見やお問い合わせ)を送信 23




$$\Delta V_{O} = \frac{V_{OUT}}{8LCfs^{2}} \left( 1 - \frac{V_{OUT}}{V_{IN}} \right)$$
(7)

At certain input and output voltages and switching frequency, the voltage ripple can be reduced by increasing the output filter LC.

#### 9.2.1.3 Application Curves







25

Product Folder Links: BQ25308



#### 9.2.2 Typical Application with External Power Path

In the case where a system needs to be immediately powered up from VBUS when the battery is overdischarged or dead, the application circuit shown in  $\boxtimes$  9-7 can be used to provide a power path from VBUS/PMID to VSYS. PFET Q4 is an external PFET that turns on to supply VSYS from the battery when VBUS is removed; PFET Q4 turns off when VBUS is plugged in and VSYS is supplied from VBUS/PMID.




図 9-7. Typical Application Diagram with Power Path

### 9.2.2.1 Design Requirements

For design requirements, see セクション 9.2.1.1.

### 9.2.2.2 Detailed Design Procedure

For detailed design procedure, see セクション 9.2.1.2.

### 9.2.2.3 Application Curves

For application curves, see セクション 9.2.1.3.

Copyright © 2024 Texas Instruments Incorporated



www.ti.com/ja-jp

# 10 Power Supply Recommendations

In order to provide an output voltage on the BAT pin, the device requires a power supply between 4.1 V and 17 V Li-lon battery with positive terminal connected to BAT. The source current rating needs to be at least 3 A in order for the buck converter to provide maximum output power to BAT or the system connected to the BAT pin.

27

Product Folder Links: BQ25308

## 11 Layout

## 11.1 Layout Guidelines

The switching node rise and fall times should be minimized for minimum switching loss. Proper layout of the components to minimize high frequency current path loop (see 🗵 11-1) is important to prevent electrical and magnetic field radiation and high frequency resonant problems. Follow this specific order carefully to achieve the proper layout.

- Place input capacitor as close as possible to PMID pin and use shortest thick copper trace to connect input capacitor to PMID pin and GND plane.
- It is critical that the exposed thermal pad on the backside of the device be soldered to the PCB ground. Ensure that there are sufficient thermal vias directly under the IC, connecting to the ground plane on the other layers. Connect the GND pins to thermal pad on the top layer.
- Put output capacitor near to the inductor output terminal and the charger device. Ground connections need to be tied to the IC ground with a short copper trace or GND plane
- Place inductor input terminal to SW pin as close as possible and limit SW node copper area to lower
  electrical and magnetic field radiation. Do not use multiple layers in parallel for this connection. Minimize
  parasitic capacitance from this area to any other trace or plane.
- Route analog ground separately from power ground if possible. Connect analog ground and power ground together using thermal pad as the single ground connection point under the charger device. It is acceptable to connect all grounds to a single ground plane if multiple ground planes are not available.
- Decoupling capacitors should be placed next to the device pins and make trace connection as short as possible.
- For high input voltage and high charge current applications, sufficient copper area on GND should be budgeted to dissipate heat from power losses.
- Ensure that the number and sizes of vias allow enough copper for a given current path




図 11-1. High Frequency Current Path

### 11.2 Layout Example

The device pinout and component count are optimized for a 2-layer PCB design. The 2-layer PCB layout example is shown in  $\boxtimes$  11-2.

Copyright © 2024 Texas Instruments Incorporated






図 11-2. Layout Example

29

## 12 Device and Documentation Support

## 12.1 Device Support

## 12.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

### 12.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

### 12.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

#### 12.4 Trademarks

テキサス・インスツルメンツ E2E<sup>™</sup> is a trademark of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

### 12.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

#### 12.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

### 13 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

DATE	REVISION	NOTES		
April 2024	*	Initial Release		

Product Folder Links: BQ25308

を送信 Copyright © 2024 Texas Instruments Incorporated



# 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: BQ25308

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

31

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated www.ti.com 4-Dec-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
BQ25308RTER	Active	Production	WQFN (RTE)   16	3000   LARGE T&R	Yes	FULL NIPDAU	Level-1-260C-UNLIM	-40 to 85	B25308
BQ25308RTER.A	Active	Production	WQFN (RTE)   16	3000   LARGE T&R	Yes	FULL NIPDAU	Level-1-260C-UNLIM	-40 to 85	B25308
BQ25308RTER.B	Active	Production	WQFN (RTE)   16	3000   LARGE T&R	Yes	FULL NIPDAU	Level-1-260C-UNLIM	-40 to 85	B25308

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

3 x 3, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日: 2025 年 10 月