











bq25600C



JAJSDT8-SEPTEMBER 2017

# bq25600C I<sup>2</sup>C制御3.0Aシングル・セル・バッテリ充電器 並列充電アプリケーション用

# 1 特長

- 並列充電器として動作し、デュアル充電器動作で 高速充電を実現
- 効率性に優れた1.5MHzの同期スイッチモード・ バック充電器
  - 5V入力から2Aで92%の充電効率
  - USB電圧入力(5V)に最適化
  - 軽負荷動作向けの低消費電力パルス周波数変調 (PFM)モード
- USB入力および高電圧アダプタに対応する単一入力
  - 3.9V~13.5Vの範囲の入力電圧に対応、入力電 圧の絶対最大定格22V
  - USB 2.0、USB 3.0規格、高電圧アダプタ (IINDPM)をサポートするプログラマブル入力電流 制限(100mA~3.2A、100mA分解能)
  - 最大5.4V (VINDPM)までの入力電圧制限による 最大電力トラッキング
  - バッテリ電圧を自動的にトラッキングするVINDPM スレッショルド
- 19.5mΩの充電電流センシングMOSFETによる高い充電効率
- Narrow VDC (NVDC)電力パスの管理
  - バッテリ未接続または深放電状態でも即時オン
  - バッテリ補助モードで理想的なダイオード動作
- 柔軟性の高い自律およびPCモードにより最適なシステム性能を実現
- すべてのMOSFET、電流センシング、ループ補償

## を含む高度な統合

- 17µAの低いバッテリ・リーク電流
- 高精度
  - ±0.5%の充電電圧レギュレーション
  - 1.5Aで±5%の充電電流レギュレーション
  - 1.38Aで±6%の充電電流レギュレーション
  - 0.9Aで±10%の入力電流レギュレーション
  - リモート・バッテリ・センシングによる高速充電

## 2 アプリケーション

- スマートフォン
- タブレット

## 3 概要


bq25600Cデバイスは、シングル・セル・リチウムイオン/リチウムポリマ・バッテリ用の高度に統合された3.0Aスイッチモード・バッテリ充電管理およびシステム電力パス管理デバイスです。低インピーダンス電力パスにより、スイッチモード動作効率を最適化し、バッテリ充電時間を削減します。I<sup>2</sup>Cシリアル・インターフェイスで充電およびシステム設定を行うことで、デバイスを柔軟なソリューションとすることができます。

# 製品情報<sup>(1)</sup>

型番	パッケージ	本体サイズ(公称)
bq25600C	DSBGA (30)	2.2mm×2.59mm

(1) 提供されているすべてのパッケージについては、巻末の注文情報を参照してください。

#### 概略回路図



Copyright © 2017, Texas Instruments Incorporated



# 目次

1	特長 1		8.3 Feature Description	17
2	アプリケーション1		8.4 Register Maps	
3	概要1	9	Application and Implementation	38
4	改訂履歴2		9.1 Application information	38
5	概要(続き)3		9.2 Typical Application Diagram	39
6	Pin Configuration and Functions		9.3 Application Curves	41
7	Specifications	10	Power Supply Recommendations	43
•	7.1 Absolute Maximum Ratings	11	Layout	44
	7.2 ESD Ratings		11.1 Layout Guidelines	44
	7.3 Recommended Operating Conditions		11.2 Layout Example	44
	7.4 Thermal information	12	デバイスおよびドキュメントのサポート	45
	7.5 Electrical Characteristics		12.1 コミュニティ・リソース	45
	7.6 Timing Requirements		12.2 商標	45
	7.7 Typical Characteristics		12.3 静電気放電に関する注意事項	45
8	Detailed Description		12.4 Glossary	
	8.1 Overview 15	13	メカニカル、パッケージ、および注文情報	45
	8.2 Functional Block Diagram			

# 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

日付	改訂内容	注
2017年9月	*	初版



## 5 概要(続き)

bq25600Cは、シングル・セル・リチウムイオン/リチウムポリマ・バッテリ用の高度に統合された3.0Aスイッチモード・バッテリ充電管理およびシステム電力パス管理デバイスです。高い入力電圧による高速充電と高効率を特長としており、さまざまなスマートフォンやタブレット、携帯機器の並列充電アプリケーションをサポートします。bq25600Cはbq25600とは異なるI2Cアドレスを持つため、bq25600を主充電器とし、bq25600Cを並列充電器とする場合にはシングルI2Cバスのみが必要となります。低インピーダンス電力パスにより、スイッチモード動作効率を最適化し、バッテリ充電時間を削減します。入力電圧/電流レギュレーションとバッテリ・リモート・センシングにより、バッテリに最大限の充電電力を供給できます。このソリューションは、入力逆電流ブロックFET (RBFET Q1)、ハイサイド・スイッチングFET (HSFET、Q2)、ローサイド・スイッチングFET (LSFET、Q3)、およびシステムとバッテリの間のバッテリFET (BATFET、Q4)を高度に統合しています。また、ハイサイド・ゲート・ドライブ用のブートストラップ・ダイオードを内蔵し、システム設計の簡素化を実現しています。「2Cシリアル・インターフェイスで充電およびシステム設定を行うことで、デバイスを柔軟なソリューションとすることができます。

このデバイスは、標準のUSBホスト・ポート、USB充電ポート、USB対応高電圧アダプタなど、幅広い入力ソースをサポートしています。また内蔵されたUSBインターフェイスに基づき、デフォルトの入力電流制限を設定しています。デフォルトの入力電流制限を設定するため、デバイスは内蔵のUSBインターフェイスを使用するか、USB PHYデバイスなどシステムに内蔵されている検出回路の結果を使用します。入力電流/電圧レギュレーションにより、USB 2.0およびUSB 3.0の電力仕様に準拠しています。

このデバイスはソフトウェア制御なしに、充電サイクルを開始・完了できます。バッテリ電圧を感知し、プレコンディショニング、定電流、定電圧という3フェーズでバッテリを充電します。充電サイクルの終わりに、充電電流がプリセットされた制限を下回り、バッテリ電圧が再充電スレッショルドを上回ると、充電器は自動的に処理を終了します。十分に充電されたバッテリが再充電スレッショルドを下回ると、充電器は自動的にまた充電サイクルを開始します。


この充電器は、充電安全タイマや過電圧/過電流保護など、バッテリ充電とシステム運用に向けた多様な安全機能を備えています。サーマル・レギュレーションにより、接合部温度が110℃を上回ると充電電流が低減されます(プログラミング可能)。 STAT出力により、充電状態とフォルト状態がレポートされます。その他の安全機能には、サーマル・レギュレーションやサーマル・シャットダウン、入力UVLO、過電圧保護があります。適切な電源が存在する場合、VBUS\_GDビットによって示されます。フォルトが発生すると、INT出力により即座にホストに通知します。

このデバイスは30ボール、2.0mm×2.4mm WCSPパッケージで提供されています。



# 6 Pin Configuration and Functions

#### bq25600C YFF Package 30-Pin DSBGA Top View



## **Pin Functions**

PIN		TYPE(1)	DESCRIPTION	
NAME	NO.	ITPE	DESCRIPTION	
NC	B5	AO	No Connect. Must leave this pin floating.	
	C1			
BAT	D1	Р	Battery connection point to the positive terminal of the battery pack. The internal current sensing resistor is	
B/(I	E1		connected between SYS and BAT. Connect a 10 µF closely to the BAT pin.	
	F1			
BATSNS	F3	AIO	ry voltage sensing pin for charge current regulation. in order to minimize the parasitic trace resistance g charging, BATSNS pin is connected to the actual battery pack as close as possible.  I high side driver positive supply, internally, the BTST is connected to the cathode of the boost-strap diode	
втѕт	C3	Р	PWM high side driver positive supply. internally, the BTST is connected to the cathode of the boost-strap diode. Connect the 0.047-μF bootstrap capacitor from SW to BTST.	
CE	E3	DI	Charge enable pin. When this pin is driven low, battery charging is enabled.	
GND A1				
GND	B1	_		
ĪNT	F4	DO	Open-drain interrupt Output. Connect the INT to a logic rail through 10-k $\Omega$ resistor. The INT pin sends active low, 256- $\mu$ s pulse to host to report charger device status and fault.	
PG	D5	DO	Open drain active low power good indicator. Connect to the pull up rail through 10 $k\Omega$ resistor. LOW indicates a good input source if the input voltage is between UVLO and ACOV, above SLEEP mode threshold, and current limit is above 30 mA.	
PMID	A3	DO	Connected to the drain of the reverse blocking MOSFET (RBFET) and the drain of HSFET. Given the total input	
B3		DO	capacitance, put 1 $\mu F$ on VBUS to GND, and the rest capacitance on PMID to GND.	
PSEL	C5	DI	Power source selection input. High indicates 500 mA input current limit. Low indicates 2.4A input current limit. Once the device gets into host mode, the host can program different input current limit to IINDPM register.	
REGN	C4	Р	PWM low side driver positive supply output. internally, REGN is connected to the anode of the boost-strap diode. Connect a 4.7-μF (10-V rating) ceramic capacitor from REGN to analog GND. The capacitor should be placed close to the IC.	

<sup>(1)</sup> AI = Analog input, AO = Analog Output, AIO = Analog input Output, DI = Digital input, DO = Digital Output, DIO = Digital input Output, P = Power



# Pin Functions (continued)

PIN		TYPE <sup>(1)</sup>	PERSONAL			
NAME	NO.	TYPE	DESCRIPTION			
SCL	F5	DI	$I^2C$ interface clock. Connect SCL to the logic rail through a 10-k $\Omega$ resistor.			
SDA	E4	DIO	$I^2C$ interface data. Connect SDA to the logic rail through a 10-k $\Omega$ resistor.			
STAT	E5	DO	Open-drain interrupt output. Connect the STAT pin to a logic rail via 10-kΩ resistor. The STAT pin indicates charger status.  Charge in progress: LOW  Charge complete or charger in SLEEP mode: HIGH  Charge suspend (fault response): Blink at 1Hz			
SW A2 B2		Р	Switching node connecting to output inductor. Internally SW is connected to the source of the n-channel HSFET			
		r	and the drain of the n-channel LSFET. Connect the 0.047- $\mu\text{F}$ bootstrap capacitor from SW to BTST.			
	C2					
SYS	D2 E2	В	Converter output connection point. The internal current sensing resistor is connected between SYS and BAT.			
515		Р	Connect a 20 µF closely to the SYS pin.			
	F2					
Thermal Pad	_	Р	Ground reference for the device that is also the thermal pad used to conduct heat from the device. This connection serves two purposes. The first purpose is to provide an electrical ground connection for the device. The second purpose is to provide a low thermal-impedance path from the device die to the PCB. This pad should be tied externally to a ground plane.			
NC	D3, D4	AI	No Connect. Leave this pin floating.			
VAC	A5	AI	Input voltage sensing. This pin must be connected to VBUS.			
	A4		Charger input voltage. The internal n-channel reverse block MOSFET (RBFET) is connected between VBUS and			
VBUS	B4	Р	PMID with VBUS on source. Place a 1-uF ceramic capacitor from VBUS to GND and place it as close as possible to IC.			

# TEXAS INSTRUMENTS

## 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Voltage Range (with respect to GND)	VAC	-2	22	V
	VBUS (converter not switching) <sup>(2)</sup>	-2	22	V
	BTST, PMID (converter not switching) (2)	-0.3	22	V
	SW	-2	16	V
	BTST to SW	-0.3	7	V
	PSEL	-0.3	7	V
	BATSNS (converter not switching)	-0.3	7	V
	REGN, TS, CE, PG, BAT, SYS (converter not switching)	-0.3	7	V
	SDA, SCL, INT, STAT	-0.3 7 \\ -0.3 7 \\ -0.3 7 \\ -0.3 7 \\ -0.3 7 \\ -0.3 7 \\ -0.3 7 \\ -0.3 7 \\ -0.3 7 \\	V	
Output Sink Current	STAT, INT		6	mA
Operating junction temperature, T	J	-40	150	°C
Storage temperature, T <sub>stg</sub>	·	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to the network ground terminal unless otherwise noted.

(2) VBUS is specified up to 22 V for a maximum of one hour at room temperature

## 7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±250	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 7.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V <sub>BUS</sub>	Input voltage	3.9		13.5 <sup>(1)</sup>	V
I <sub>in</sub>	Input current (VBUS)			3.25	Α
I <sub>SWOP</sub>	Output current (SW)			3.25	Α
$V_{BATOP}$	Battery voltage			4.624	V
I <sub>BATOP</sub>	Fast charging current			3.0	Α
I <sub>BATOP</sub>	Discharging current (continuous)			6	Α
T <sub>A</sub>	Operating ambient temperature	-40		85	°C

<sup>(1)</sup> The inherent switching noise voltage spikes should not exceed the absolute maximum voltage rating on either the BTST or SW pins. A tight layout minimizes switching noise.

### 7.4 Thermal information

		bq25600C	
	THERMAL METRIC	YFF (DSBGA)	UNIT
		30 Balls	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	58.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	0.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	8.3	°C/W

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# Thermal information (continued)

THERMAL METRIC		bq25600C YFF (DSBGA)	UNIT
		30 Balls	
$\Psi_{JT}$	Junction-to-top characterization parameter	1.4	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	8.3	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	°C/W

## 7.5 Electrical Characteristics

 $V_{VAC\_UVLOZ} < V_{VAC} < V_{VAC\_OV}$  and  $V_{VAC} > V_{BAT} + V_{SLEEP}$ ,  $T_J = -40^{\circ}C$  to 125°C and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
QUIESCENT CU	RRENTS					
I <sub>BAT</sub>	Battery discharge current (BAT, SW, SYS) in buck mode	V <sub>BAT</sub> = 4.5 V, V <sub>BUS</sub> < V <sub>AC-UVLOZ</sub> , leakage between BAT and VBUS, T <sub>J</sub> < 85°C			5	μA
I <sub>BAT</sub>	Battery discharge current (BAT) in buck mode	V <sub>BAT</sub> = 4.5 V, HIZ Mode and OVPFET_DIS = 1 or No VBUS, I2C disabled, BATFET Disabled. T <sub>J</sub> < 85°C		17	33	μΑ
I <sub>BAT</sub>	Battery discharge current (BAT, SW, SYS)	V <sub>BAT</sub> = 4.5 V, HIZ Mode and OVPFET_DIS = 1 or No VBUS, I2C Disabled, BATFET Enabled. T <sub>J</sub> < 85°C		58	85	μΑ
I <sub>VAC_HIZ</sub>	Input supply current (VAC) in buck mode	V <sub>VAC</sub> = 5 V, HIZ Mode and OVPFET_DIS = 1, No battery		24	37	μΑ
I <sub>VAC_HIZ</sub>	Input supply current (VAC) in buck mode	V <sub>VAC</sub> = 12 V, HIZ Mode and OVPFET_DIS = 1, No battery		41	61	μΑ
I <sub>VACVBUS_HIZ</sub>	Input supply current (VAC and VBUS short) in buck mode	V <sub>VAC</sub> = 5 V, HIZ Mode and OVPFET_DIS = 1, No battery		37	50	μΑ
I <sub>VACVBUS_HIZ</sub>	Input supply current (VAC and VBUS short) in buck mode	V <sub>VAC</sub> = 12 V, HIZ Mode and OVPFET_DIS = 1, No battery		68	90	μΑ
I <sub>VBUS</sub>	Input supply current (VBUS) in buck mode	V <sub>VBUS</sub> = 12 V, V <sub>VBUS</sub> > V <sub>VBAT</sub> , converter not switching		1.5	3	mA
I <sub>VBUS</sub>	Input supply current (VBUS) in buck mode	V <sub>VBUS</sub> > VUVLO, V <sub>VBUS</sub> > V <sub>VBAT</sub> , converter switching, VBAT = 3.8V, ISYS = 0A		3		mA
VBUS, VAC ANI	D BAT PIN POWER-UP					
V <sub>BUS_OP</sub>	VBUS operating range	V <sub>VBUS</sub> rising	3.9		13.5	V
V <sub>VAC_UVLOZ</sub>	VAC for active I <sup>2</sup> C, no battery Sense VAC pin voltage	V <sub>VAC</sub> rising		3.3	3.7	V
V <sub>VAC_UVLOZ_HYS</sub>	I <sup>2</sup> C active hysteresis	V <sub>AC</sub> falling from above V <sub>VAC_UVLOZ</sub>		300		mV
V <sub>VAC_PRESENT</sub>	VAC to turn on REGN	V <sub>VAC</sub> rising		3.65	3.9	V
V <sub>VAC_PRESENT_H</sub>	VAC to turn on REGN hysteresis	V <sub>VAC</sub> falling		500		mV
V <sub>SLEEP</sub>	Sleep mode falling threshold	$(V_{VAC}-V_{VBAT})$ , $V_{BUSMIN\_FALL} \le V_{BAT}$ $\le V_{REG}$ , VAC falling	15	60	131	mV
V <sub>SLEEPZ</sub>	Sleep mode rising threshold	$(V_{VAC}-V_{VBAT}), V_{BUSMIN\_FALL} \le V_{BAT}$ $\le V_{REG}, VAC$ rising	115	220	340	mV
V <sub>VAC_OV_RISE</sub>	VAC 6.5-V Overvoltage rising threshold	VAC rising; OVP (REG06[7:6]) = '01'	6.1	6.42	6.75	V
V <sub>VAC_OV_RISE</sub>	VAC 10.5-V Overvoltage rising threshold	VAC rising, OVP (REG06[7:6]) = '10'	10.35	11	11.5	V
V <sub>VAC_OV_RISE</sub>	VAC 14-V Overvoltage rising threshold	VAC rising, OVP (REG06[7:6]) = '11'	13.5	14.2	15	V



# **Electrical Characteristics (continued)**

 $V_{VAC\_UVLOZ} < V_{VAC\_OV}$  and  $V_{VAC\_OV}$  and  $V_{VAC} > V_{BAT} + V_{SLEEP}$ ,  $T_J = -40^{\circ}C$  to 125°C and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>VAC_OV_HYS</sub>	VAC 6.5-V Overvoltage hysteresis	VAC falling, OVP (REG06[7:6]) = '01'		130		mV
V <sub>VAC_OV_HYS</sub>	VAC 10.5-V Overvoltage hysteresis	VAC falling, OVP (REG06[7:6]) = '10'		250		mV
V <sub>VAC_OV_HYS</sub>	VAC 14-V Overvoltage hysteresis	VAC falling, OVP (REG06[7:6]) = '11'		300		mV
V <sub>BAT_UVLOZ</sub>	BAT for active I <sup>2</sup> C, no adapter	V <sub>BAT</sub> rising	2.5			V
V <sub>BAT_DPL_FALL</sub>	Battery Depletion Threshold	V <sub>BAT</sub> falling	2.18		2.62	V
V <sub>BAT_DPL_RISE</sub>	Battery Depletion Threshold	V <sub>BAT</sub> rising	2.34		2.86	V
V <sub>BAT_DPL_HYST</sub>	Battery Depletion rising hysteresis	V <sub>BAT</sub> rising		180		mV
V <sub>BUSMIN_FALL</sub>	Bad adapter detection falling threshold	V <sub>BUS</sub> falling	3.68	3.8	3.9	V
V <sub>BUSMIN_HYST</sub>	Bad adapter detection hysteresis			180		mV
I <sub>BADSRC</sub>	Bad adapter detection current source	Sink current from VBUS to GND		30		mA
POWER-PATH					*	
V <sub>SYS_MIN</sub>	System regulation voltage	V <sub>VBAT</sub> < SYS_MIN[2:0] = 101, BATFET Disabled (REG07[5] = 1)	3.5	3.68		V
V <sub>SYS</sub>	System Regulation Voltage	$I_{SYS} = 0$ A, $V_{VBAT} > V_{SYSMIN}$ , $V_{VBAT} = 4.400$ V, BATFET disabled (REG07[5] = 1)		V <sub>BAT</sub> + 50 mV		V
V <sub>SYS_MAX</sub>	Maximum DC system voltage output	$I_{SYS} = 0 \text{ A}, \text{ Q4 off, } V_{VBAT} \le 4.400 \text{ V},$ $V_{VBAT} > V_{SYSMIN} = 3.5 \text{ V}$	4.4	4.45	4.48	V
R <sub>ON(RBFET)</sub>	Top reverse blocking MOSFET on- resistance between VBUS and PMID - Q1	-40°C≤ T <sub>A</sub> ≤ 125°C		35		mΩ
R <sub>ON(HSFET)</sub>	Top switching MOSFET on- resistance between PMID and SW - Q2	V <sub>REGN</sub> = 5 V , -40°C≤ T <sub>A</sub> ≤ 125°C		55		mΩ
R <sub>ON(LSFET)</sub>	Bottom switching MOSFET on- resistance between SW and GND - Q3	V <sub>REGN</sub> = 5 V , -40°C≤ T <sub>A</sub> ≤ 125°C		60		mΩ
$V_{\text{FWD}}$	BATFET forward voltage in supplement mode			30		mV
R <sub>ON(BAT-SYS)</sub>	SYS-BAT MOSFET on-resistance	Measured from BAT to SYS, $V_{BAT} = 4.2V$ , $T_J = -40 - 125$ °C		19.5		mΩ
BATTERY CHAR	RGER					
V <sub>BATREG_RANGE</sub>	Charge voltage program range		3.856		4.624	V
V <sub>BATREG_STEP</sub>	Charge voltage step			32		mV
Voltoro	Charge voltage setting	VREG (REG04[7:3]) = 4.208 V (01011), V, -40 ≤ T <sub>J</sub> ≤ 85°C	4.187	4.208	4.229	V
V <sub>BATREG</sub>	Onange voltage setting	VREG (REG04[7:3]) = 4.352 V (01111), V, -40 ≤ T <sub>J</sub> ≤ 85°C	4.330	4.352	4.374	V
V <sub>BATREG_ACC</sub>	Charge voltage setting accuracy	$V_{BAT} = 4.208 \text{ V or } V_{BAT} = 4.352 \text{ V}, \\ -40 \le T_J \le 85^{\circ}\text{C}$	-0.5%		0.5%	
I <sub>CHG_REG_RANGE</sub>	Charge current regulation range		0		3000	mA
I <sub>CHG_REG_STEP</sub>	Charge current regulation step			60		mA
I <sub>CHG_REG</sub>	Charge current regulation setting	$I_{CHG}$ = 240 mA, $V_{VBAT}$ = 3.1V or $V_{VBAT}$ = 3.8 V	0.214	0.24	0.26	А
I <sub>CHG_REG_ACC</sub>	Charge current regulation accuracy	$I_{CHG}$ = 240 mA, $V_{VBAT}$ = 3.1 V or $V_{VBAT}$ = 3.8 V	-11%		9%	



# **Electrical Characteristics (continued)**

 $V_{VAC\_UVLOZ} < V_{VAC} < V_{VAC\_OV}$  and  $V_{VAC} > V_{BAT} + V_{SLEEP}$ ,  $T_J = -40^{\circ}C$  to 125°C and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>CHG_REG</sub>	Charge current regulation setting	$I_{CHG}$ = 720 mA, $V_{VBAT}$ = 3.1 V or $V_{VBAT}$ = 3.8 V	0.68	0.720	0.76	Α
I <sub>CHG_REG</sub>	Charge current regulation accuracy	$I_{CHG\_REG}$ = 720 mA, $V_{BAT}$ = 3.1 V or $V_{BAT}$ = 3.8 V	-6%		6%	
I <sub>CHG_REG</sub>	Charge current regulation setting	$I_{CHG}$ = 1.38 A, $V_{VBAT}$ = 3.1 V or $V_{VBAT}$ = 3.8 V	1.30	1.380	1.45	Α
I <sub>CHG_REG_ACC</sub>	Charge current regulation accuracy	$I_{CHG}$ = 720 mA or $I_{CHG}$ = 1.38 A, $V_{VBAT}$ = 3.1 V or $V_{VBAT}$ = 3.8 V	-6%		6%	
V <sub>BATLOWV_FALL</sub>	Battery LOWV falling threshold	I <sub>CHG</sub> = 240 mA	2.7	2.8	2.9	V
V <sub>BATLOWV_RISE</sub>	Battery LOWV rising threshold	Pre-charge to fast charge	3	3.12	3.24	V
PRECHG	Precharge current regulation	IPRECHG[3:0] = '0010' = 180 mA	150	170	190	mA
I <sub>PRECHG_ACC</sub>	Precharge current regulation accuracy	IPRECHG[3:0] = '0010' = 180 mA	-15		5	%
I <sub>TERM</sub>	Termination current regulation	I <sub>CHG</sub> > 780 mA, ITERM[3:0] = '0010' = 180 mA, V <sub>VBAT</sub> = 4.208 V	145	180	215	mA
I <sub>TERM_ACC</sub>	Termination current regulation accuracy	I <sub>CHG</sub> > 780 mA, , ITERM[3:0] = '0010' = 180 mA, V <sub>VBAT</sub> = 4.208 V	-20%		20%	
I <sub>TERM</sub>	Termination current regulation	$I_{CHG} \le 780 \text{ mA}$ , , ITERM[3:0] = '0000' = 60 mA, $V_{VBAT} = 4.208 \text{ V}$	44	60	75	mA
I <sub>TERM_ACC</sub>	Termination current regulation accuracy	I <sub>CHG</sub> ≤ 780 mA, ,ITERM[3:0] = '0000' = 60 mA, V <sub>VBAT</sub> = 4.208 V	-27%		25%	
V <sub>SHORT</sub>	Battery short voltage	V <sub>VBAT</sub> falling	1.85	2	2.15	V
V <sub>SHORTZ</sub>	Battery short voltage	V <sub>VBAT</sub> rising	2.15	2.25	2.35	V
I <sub>SHORT</sub>	Battery short current	V <sub>VBAT</sub> < V <sub>SHORTZ</sub>	50	90	117	mA
V <sub>RECHG</sub>	Recharge Threshold below VBAT_REG	V <sub>BAT</sub> falling, REG04[0] = 0	90	120	150	mV
V <sub>RECHG</sub>	Recharge Threshold below VBAT_REG	V <sub>BAT</sub> falling, REG04[0] = 1	200	230	265	mV
I <sub>SYSLOAD</sub>	System discharge load current  E AND CURRENT REGULATION	V <sub>SYS</sub> = 4.2 V		30		mA
	Input voltage regulation limit	V <sub>INDPM</sub> (REG06[3:0] = 0000) = 3.9 V	3.78	3.95	4.1	V
V <sub>INDPM</sub>	, , ,	minute in the second se		3.93	4.1	V
V <sub>INDPM_ACC</sub>	Input voltage regulation accuracy	$V_{INDPM}$ (REG06[3:0] = 0000) = 3.9 V $V_{INDPM}$ (REG06[3:0] = 0110) = 4.4 V	-4.5%	4.4		V
V <sub>INDPM</sub>	Input voltage regulation limit		4.268	4.4	4.532	V
V <sub>INDPM_</sub> ACC V <sub>DPM_</sub> VBAT	Input voltage regulation accuracy Input voltage regulation limit tracking VBAT	V <sub>INDPM</sub> (REG06[3:0] = 0110) = 4.4 V VINDPM = 3.9V, VDPM_VBAT_TRACK = 300mV, VBAT = 4.0V	4.17	4.3	4.46	V
V <sub>DPM_</sub> VBAT_ACC	Input voltage regulation accuracy tracking VBAT	VINDPM = 3.9V, VDPM_VBAT_TRACK = 300mV, VBAT = 4.0V	-3%		4%	
		$V_{VBUS} = 5 \text{ V}$ , current pulled from SW, $I_{INDPM}$ (REG[4:0] = 00100) = 500 mA, $-40 \le T_J \le 85^{\circ}\text{C}$	450		500	mA
I <sub>INDPM</sub>	USB input current regulation limit	$V_{VBUS} = 5 \text{ V, current pulled from}$ SW, IINDPM (REG[4:0] = 01000) = 900 mA, $-40 \le T_J \le 85^{\circ}\text{C}$	750		900	mA
		$V_{VBUS} = 5$ V, current pulled from SW, IINDPM (REG[4:0] = 01110) = 1.5 A, $-40 \le T_J \le 85^{\circ}$ C	1.28		1.5	Α
I <sub>IN_START</sub>	Input current limit during system start-up sequence			200		mA

# TEXAS INSTRUMENTS

# **Electrical Characteristics (continued)**

 $V_{VAC\_UVLOZ} < V_{VAC\_OV}$  and  $V_{VAC\_OV}$  and  $V_{VAC} > V_{BAT} + V_{SLEEP}$ ,  $T_J = -40^{\circ}C$  to 125°C and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>BATOVP_RISE</sub>	Battery overvoltage threshold	$V_{\text{BAT}}$ rising, as percentage of $V_{\text{BAT\_REG}}$	103	104	105	%
V <sub>BATOVP_Fall_HYS</sub>	Battery overvoltage falling hysteresis	$V_{BAT}$ falling, as percentage of $V_{BAT\_REG}$		2		%



# **Electrical Characteristics (continued)**

 $V_{VAC\_UVLOZ} < V_{VAC} < V_{VAC\_OV}$  and  $V_{VAC} > V_{BAT} + V_{SLEEP}$ ,  $T_J = -40^{\circ}C$  to 125°C and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
THERMAL REG	ULATION AND THERMAL SHUTDO	WN				
T <sub>JUNCTION_REG</sub>	Junction Temperature Regulation Threshold	Temperature Increasing, TREG (REG05[1] = 1) = 110°C		110		°C
T <sub>JUNCTION_REG</sub>	Junction Temperature Regulation Threshold	Temperature Increasing, TREG (REG05[1] = 0) = 90°C		90		°C
T <sub>SHUT</sub>	Thermal Shutdown Rising Temperature	Temperature Increasing		160		°C
T <sub>SHUT_HYST</sub>	Thermal Shutdown Hysteresis			30		°C
CHARGE OVER	CURRENT COMPARATOR (CYCLE-	BY-CYCLE)	*	•	·	
I <sub>BATFET_OCP</sub>	System over load threshold		6.0			Α
PWM						
$f_{SW}$	PWM switching frequency	Oscillator frequency, buck mode	1320	1500	1680	kHz
D <sub>MAX</sub>	Maximum PWM duty cycle <sup>(1)</sup>			97%		
REGN LDO		•				
$V_{REGN}$	REGN LDO output voltage	$V_{VBUS} = 9V$ , $I_{REGN} = 40$ mA	5.6	6	6.65	V
V <sub>REGN</sub>	REGN LDO output voltage	V <sub>VBUS</sub> = 5V, I <sub>REGN</sub> = 20mA	4.58	4.7	4.8	V
LOGIC I/O PIN	CHARACTERISTICS (CE, PSEL, SCI	., SDA,, <u>INT</u> )				
V <sub>ILO</sub>	Input low threshold CE				0.4	V
V <sub>IH</sub>	Input high threshold CE		1.3			V
I <sub>BIAS</sub>	High-level leakage current CE	Pull up rail 1.8 V			1	μA
V <sub>ILO</sub>	Input low threshold PSEL				0.4	V
V <sub>IH</sub>	Input high threshold PSEL		1.3			V
I <sub>BIAS</sub>	High-level leakage current PSEL	Pull up rail 1.8V			1	μΑ
LOGIC I/O PIN	CHARACTERISTICS (PG, STAT)	•	*	*	*	
V <sub>OL</sub>	Low-level output voltage				0.4	V

<sup>(1)</sup> Specified by design. Not production tested.






# 7.6 Timing Requirements

			MIN	NOM	MAX	UNIT
VBUS/BAT P	OWER UP		l.			
t <sub>ACOV</sub>	VAC OVP reaction time	VAC rising above ACOV threshold to turn off Q2		200		ns
t <sub>BADSRC</sub>	Bad adapter detection duration			30		ms
BATTERY CH	IARGER					
t <sub>TERM_DGL</sub>	Deglitch time for charge termination			250		ms
t <sub>RECHG_DGL</sub>	Deglitch time for recharge			250		ms
t <sub>SYSOVLD_DGL</sub>	System over-current deglitch time to turn off Q4			100		μs
t <sub>BATOVP</sub>	Battery over-voltage deglitch time to disable charge			1		μs
t <sub>SAFETY</sub>	Typical Charge Safety Timer Range		8	10	12	hr
t <sub>TOP_OFF</sub>	Typical Top-Off Timer Range	TOP_OFF_TIMER[1:0] = 10 (30 min)	24	30	36	min
DIGITAL CLC	OCK AND WATCHDOG TIMER					
t <sub>WDT</sub>	REG05[4]=1	REGN LDO disabled		40		s
f <sub>LPDIG</sub>	Digital Low Power Clock	REGN LDO disabled		30		kHz
f <sub>DIG</sub>	Digital Clock	REGN LDO enabled		500		kHz
f <sub>SCL</sub>	SCL clock frequency				400	kHz




www.tij.co.jp

## 7.7 Typical Characteristics



# **Typical Characteristics (continued)**



\_ \_ . . . . \_ . . .


# 8 Detailed Description

## 8.1 Overview

www.tij.co.jp

The bq25600C device is a highly integrated 3.0-A switch-mode battery charger for single cell Li-lon and Li-polymer battery. It includes the input reverse-blocking FET (RBFET, Q1), high-side switching FET (HSFET, Q2), low-side switching FET (LSFET, Q3), and battery FET (BATFET, Q4), and bootstrap diode for the high-side gate drive.

# 8.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

www.tij.co.jp

#### 8.3 Feature Description

#### 8.3.1 Power-On-Reset (POR)

The device powers internal bias circuits from the higher voltage of VBUS and BAT. When VBUS rises above  $V_{VBUS\_UVLOZ}$  or BAT rises above  $V_{BAT\_UVLOZ}$ , the sleep comparator, battery depletion comparator and BATFET driver are active.  $I^2C$  interface is ready for communication and all the registers are reset to default value. The host can access all the registers after POR.

#### 8.3.2 Device Power Up from Battery without Input Source

If only battery is present and the voltage is above depletion threshold (V<sub>BAT\_DPL\_RISE)</sub>, the BATFET turns on and connects battery to system. The REGN stays off to minimize the quiescent current. The low RDSON of BATFET and the low quiescent current on BAT minimize the conduction loss and maximize the battery run time.

#### 8.3.3 Power Up from Input Source

When an input source is plugged in, the device checks the input source voltage to turn on REGN LDO and all the bias circuits. It detects and sets the input current limit before the buck converter is started. The power up sequence from input source is as listed:

- 1. Power Up REGN LDO
- 2. Poor Source Qualification
- Ilnput Source Type Detection is based on PSEL to set default input current limit (IINDPM) register or input source type.
- 4. Input Voltage Limit Threshold Setting (VINDPM threshold)
- 5. Converter Power-up

#### 8.3.3.1 Power Up REGN Regulation

The REGN LDO supplies internal bias circuits as well as the HSFET and LSFET gate drive. The REGN also provides bias rail to TS external resistors. The pull-up rail of STAT can be connected to REGN as well. The REGN is enabled when all the below conditions are valid:

- above V<sub>VAC\_PRESENT</sub>
- V<sub>VAC</sub> above V<sub>BAT</sub> + V<sub>SLEEPZ</sub> in buck mode
- After 220-ms delay is completed

If any one of the above conditions is not valid, the device is in high impedance mode (HIZ) with REGN LDO off. The device draws less than IVBUS\_HIZ from VBUS during HIZ state. The battery powers up the system when the device is in HIZ.

#### 8.3.3.2 Poor Source Qualification

After REGN LDO powers up, the device confirms the current capability of the input source. The input source must meet both of the following requirements in order to start the buck converter.

- voltage below V<sub>VAC OV</sub>
- VBUS voltage above V<sub>VBUSMIN</sub> when pulling I<sub>BADSRC</sub> (typical 30 mA)

Once the input source passes all the conditions above, the status register bit VBUS\_GD is set high and the INT pin is pulsed to signal to the host. If the device fails the poor source detection, it repeats poor source qualification every 2 seconds.

#### 8.3.3.3 Input Source Type Detection

After the VBUS\_GD bit is set and REGN LDO is powered, the device runs input source detection through PSEL pin. The bq25600C sets input current limit through PSEL pins.

After input source type detection is completed, an INT pulse is asserted to the host. in addition, the following registers and pin are changed:

- 1. Input Current Limit (IINDPM) register is changed to set current limit
- 2. PG\_STAT bit is set
- 3. VBUS STAT bit is updated to indicate USB or other input source

# TEXAS INSTRUMENTS

#### **Feature Description (continued)**

The host can over-write IINDPM register to change the input current limit if needed. The charger input current is always limited by the IINDPM register.

## 8.3.3.3.1 PSEL Pins Sets Input Current Limit in bq25600C

The bq25600C has PSEL pin for input current limit setting to interface with USB PHY. It directly takes the USB PHY device output to decide whether the input is USB host or charging port. When the device operates in host-control mode, the host needs to IINDET\_EN bit to read the PSEL value and update the IINDPM register. When the device is in default mode, PSEL value updates IINDPM in real time.

#### 表 1. Input Current Limit Setting from PSEL

Input Detection	PSEL Pin	INPUT CURRENT LIMIT (ILIM)	VBUS_STAT
USB SDP	High	500 mA	001
Adapter	Low	2.4 A	011

#### 8.3.3.4 Input Voltage Limit Threshold Setting (VINDPM Threshold)

The device supports wide range of input voltage limit (3.9 V – 5.4 V) for USBThe device's VINDPM is set at 4.5 V. The device supports dynamic VINDPM trackingsettings which tracks the battery voltage. This function can be enabled via the VDPM\_BAT\_TRACK[1:0] register bits. When enabled, the actual input voltage limit will be the higher of the VINDPM register and VBAT + VDPM\_BAT\_TRACK offset.

#### 8.3.3.5 Converter Power-Up

After the input current limit is set, the converter is enabled and the HSFET and LSFET start switching. If battery charging is disabled, BATFET turns off. Otherwise, BATFET stays on to charge the battery.

The device provides soft-start when system rail is ramped up. When the system rail is below 2.2 V, the input current is limited to is to the lower of 200 mA or IINDPM register setting. After the system rises above 2.2 V, the device limits input current to the value set by IINDPM register.

As a battery charger, the device deploys a highly efficient 1.5 MHz step-down switching regulator. The fixed frequency oscillator keeps tight control of the switching frequency under all conditions of input voltage, battery voltage, charge current and temperature, simplifying output filter design.

The device switches to PFM control at light load or when battery is below minimum system voltage setting or charging is disabled. The PFM\_DIS bit can be used to prevent PFM operation in either buck configuration.

#### 8.3.4 Host Mode and Standalone Power Management

#### 8.3.4.1 Host Mode and Default Mode in bq25600C

The bq25600C is a host controlled charger, but it can operate in default mode without host management. In default mode, the device can be used as an autonomous charger with no host or while host is in sleep mode. When the charger is in default mode, WATCHDOG\_FAULT bit is HIGH. When the charger is in host mode, WATCHDOG\_FAULT bit is LOW.

After power-on-reset, the device starts in default mode with watchdog timer expired, or default mode. All the registers are in the default settings. During default mode, any change on PSEL pin will make real time IINDPM register changes.

in default mode, the device keeps charging the battery with default 10-hour fast charging safety timer. At the end of the 10-hour, the charging is stopped and the buck converter continues to operate to supply system load.

Writing a 1 to the WD\_RST bit transitions the charger from default mode to host mode. All the device parameters can be programmed by the host. To keep the device in host mode, the host has to reset the watchdog timer by writing 1 to WD\_RST bit before the watchdog timer expires (WATCHDOG\_FAULT bit is set), or disable watchdog timer by setting WATCHDOG bits = 00.



When the watchdog timer expires (WATCHDOG\_FAULT bit = 1), the device returns to default mode and all registers are reset to default values except IINDPM, VINDPM, BATFET\_RST\_EN, BATFET\_DLY, and BATFET DIS bits.




図 8. Watchdog Timer Flow Chart

#### 8.3.5 Power Path Management

The device accommodates a wide range of input sources from USB, wall adapter, to car charger. The device provides automatic power path selection to supply the system (SYS) from input source (VBUS), battery (BAT), or both.

#### 8.3.6 Battery Charging Management

The device charges 1-cell Li-lon battery with up to 3.0-A charge current for high capacity tablet battery. The 19.5- $m\Omega$  BATFET improves charging efficiency and minimize the voltage drop during discharging.

#### 8.3.6.1 Autonomous Charging Cycle

With battery charging is enabled (CHG\_CONFIG bit = 1 and  $\overline{\text{CE}}$  pin is LOW), the device autonomously completes a charging cycle without host involvement. The device default charging parameters are listed in 表 2. The host can always control the charging operations and optimize the charging parameters by writing to the corresponding registers through  $I^2\text{C}$ .

	_
PARAMETER	SETTING
Charging voltage	4.208 V
Charging current	2.048 A
Pre-charge current	180 mA
Termination current	180 mA
Safety timer	10 hours

表 2. Charging Parameter Default Setting

A new charge cycle starts when the following conditions are valid:

- Converter starts
- Battery charging is enabled (CHG\_CONFIG bit = 1 and  $I_{CHG}$  register is not 0 mA and  $\overline{CE}$  is low)
- No safety timer fault
- BATFET is not forced to turn off (BATFET\_DIS bit = 0)

TEXAS INSTRUMENTS

The charger device automatically terminates the charging cycle when the charging current is below termination threshold, battery voltage is above recharge threshold, and device not is in DPM mode or thermal regulation. When a fully charged battery is discharged below recharge threshold (selectable through VRECHG bit), the device automatically starts a new charging cycle. After the charge is done, toggle  $\overline{\text{CE}}$  pin or CHG\_CONFIG bit can initiate a new charging cycle.

The STAT output indicates the charging status: charging (LOW), charging complete or charge disable (HIGH) or charging fault (Blinking). The STAT output can be disabled by setting EN\_ICHG\_MON bits = 11. in addition, the status register (CHRG\_STAT) indicates the different charging phases: 00-charging disable, 01-precharge, 10-fast charge (constant current) and constant voltage mode, 11-charging done. Once a charging cycle is completed, an INT is asserted to notify the host.

## 8.3.6.2 Battery Charging Profile

The device charges the battery in five phases: battery short, preconditioning, constant current, constant voltage and top-off trickle charging (optional). At the beginning of a charging cycle, the device checks the battery voltage and regulates current and voltage accordingly.

		•	
V <sub>BAT</sub>	CHARGING CURRENT	REGISTER DEFAULT SETTING	CHRG_STAT
< 2.2 V	I <sub>SHORT</sub>	100 mA	01
2.2 V to 3 V	I <sub>PRECHG</sub>	180 mA	01
> 3 V	I <sub>CHG</sub>	2.048 A	10

表 3. Charging Current Setting

If the charger device is in DPM regulation or thermal regulation during charging, the actual charging current will be less than the programmed value. in this case, termination is temporarily disabled and the charging safety timer is counted at half the clock rate.




図 9. Battery Charging Profile

### 8.3.6.3 Charging Termination

The device terminates a charge cycle when the battery voltage is above recharge threshold, and the current is below termination current. After the charging cycle is completed, the BATFET turns off. The converter keeps running to power the system, and BATFET can turn on again to engage *Supplement Mode*.

JAJSDT8 - SEPTEMBER 2017

When termination occurs, the status register CHRG\_STAT is set to 11, and an INT pulse is asserted to the host. Termination is temporarily disabled when the charger device is in input current, voltage or thermal regulation. Termination can be disabled by writing 0 to EN TERM bit prior to charge termination.

At low termination currents (25 mA-50 mA), due to the comparator offset, the actual termination current may be 10 mA-20 mA higher than the termination target, in order to compensate for comparator offset, a programmable top-off timer can be applied after termination is detected. The termination timer will follow safety timer constraints, such that if safety timer is suspended, so will the termination timer. Similarly, if safety timer is doubled, so will the termination timer. TOPOFF ACTIVE bit reports whether the top off timer is active or not. The host can read CHRG STAT and TOPOFF ACTIVE to find out the termination status.

Top off timer gets reset at one of the following conditions:

- 1. Charge disable to enable
- 2. Termination status low to high
- 3. REG RST register bit is set

The top-off timer settings are read in once termination is detected by the charger. Programming a top-off timer value after termination will have no effect unless a recharge cycle is initiated. An INT is asserted to the host when entering top-off timer segment as well as when top-off timer expires.

## 8.3.6.4 Charging Safety Timer

The device has built-in safety timer to prevent extended charging cycle due to abnormal battery conditions. The safety timer is 2 hours when the battery is below V<sub>BATLOWV</sub> threshold and 10 hours when the battery is higher than V<sub>BATI OWV</sub> threshold.

The user can program fast charge safety timer through I<sup>2</sup>C (CHG TIMER bits). When safety timer expires, the fault register CHRG\_FAULT bits are set to 11 and an INT is asserted to the host. The safety timer feature can be disabled through I<sup>2</sup>C by setting EN TIMER bit

During input voltage, current, or thermal regulation, the safety timer counts at half clock rate as the actual charge current is likely to be below the register setting. For example, if the charger is in input current regulation (IDPM STAT = 1) throughout the whole charging cycle, and the safety time is set to 5 hours, the safety timer will expire in 10 hours. This half clock rate feature can be disabled by writing 0 to TMR2X\_EN bit.

During the fault, timer is suspended. Once the fault goes away, fault resumes. If user stops the current charging cycle, and start again, timer gets reset (toggle CE pin or CHRG CONFIG bit).

#### 8.3.6.5 Narrow VDC Architecture

The device deploys Narrow VDC architecture (NVDC) with BATFET separating system from battery. The minimum system voltage is set by SYS Min bits. Even with a fully depleted battery, the system is regulated above the minimum system voltage.

When the battery is below minimum system voltage setting, the BATFET operates in linear mode (LDO mode), and the system is typically 180 mV above the minimum system voltage setting. As the battery voltage rises above the minimum system voltage, BATFET is fully on and the voltage difference between the system and battery is the VDS of BATFET.

When the battery charging is disabled and above minimum system voltage setting or charging is terminated, the system is always regulated at typically 50mV above battery voltage. The status register VSYS\_STAT bit goes high when the system is in minimum system voltage regulation.




図 10. System Voltage vs Battery Voltage

#### 8.3.7 Shipping Mode

#### 8.3.7.1 BATFET Disable Mode (Shipping Mode)

To extend battery life and minimize power when system is powered off during system idle, shipping, or storage, the device can turn off BATFET so that the system voltage is zero to minimize the battery leakage current. When the host set BATFET\_DIS bit, the charger can turn off BATFET immediately or delay by  $t_{SM\_DLY}$  as configured by BATFET\_DLY bit.

#### 8.3.7.2 BATFET Enable (Exit Shipping Mode)

When the BATFET is disabled (in shipping mode) and indicated by setting BATFET\_DIS, one of the following events can enable BATFET to restore system power:

- 1. Plug in adapter
- 2. Clear BATFET\_DIS bit
- 3. Set REG\_RST bit to reset all registers including BATFET\_DIS bit to default (0)

#### 8.3.8 Status Outputs (PG, STAT)

#### 8.3.8.1 Power Good indicator (PG Pin and PG STAT Bit)

The PG\_STAT bit goes HIGH and PG pin goes LOW to indicate a good input source when:

- VBUS above V<sub>VBUS\_UVLO</sub>
- · VBUS above battery (not in sleep)
- VBUS below V<sub>VAC OV</sub> threshold
- VBUS above V<sub>VBUSMin</sub> (typical 3.8 V) when I<sub>BADSRC</sub> (typical 30 mA) current is applied (not a poor source)
- Completed input Source Type Detection

## 8.3.8.2 Charging Status indicator (STAT)

The device indicates charging state on the open drain STAT pin. The STAT pin can drive LED. The STAT pin function can be disabled by setting the EN\_ICHG\_MON bits = 11.

#### 表 4. STAT Pin State

CHARGING STATE	STAT INDICATOR
Charging in progress (including recharge)	LOW
Charging complete	HIGH
Sleep mode, charge disable	HIGH

www.ti.com JAJSDT8 – SEPTEMBER 2017

#### 表 4. STAT Pin State (continued)

CHARGING STATE	STAT INDICATOR
Charge suspend (input overvoltage, TS fault, timer fault or system overvoltage)	Blinking at 1 Hz

## 8.3.8.3 Interrupt to Host (INT)

In some applications, the host does not always monitor the charger operation. The INT pulse notifies the system on the device operation. The following events will generate 256-µs INT pulse.

- USB/adapter source identified (through PSEL or DPDMdetection)
- Good input source detected
  - VBUS above battery (not in sleep)
  - VBUS below V<sub>VAC OV</sub> threshold
  - VBUS above V<sub>VBUSMin</sub> (typical 3.8 V) when I<sub>BADSRC</sub> (typical 30 mA) current is applied (not a poor source)
- · input removed
- Charge Complete
- Any FAULT event in REG09
- VINDPM / IINDPM event detected (maskable)

When a fault occurs, the charger device sends out INT and keeps the fault state in REG09 until the host reads the fault register. Before the host reads REG09 and all the faults are cleared, the charger device would not send any INT upon new faults. To read the current fault status, the host has to read REG09 two times consecutively. The first read reports the pre-existing fault register status and the second read reports the current fault register status.

#### 8.3.9 Protections

#### 8.3.9.1 Voltage and Current Monitoring in Converter Operation

The device closely monitors the input and system voltage, as well as internal FET currents for safe buck mode operation.

### 8.3.9.1.1 Voltage and Current Monitoring in Buck Mode

#### 8.3.9.1.1.1 Input Overvoltage (ACOV)

This device integrates the functionality of an overvoltage protector. The input voltage is sensed via the VAC pin. The OVP threshold defaults to 6.2V, but can be programmed at 5.5V, 6.2V, 10.5V, or 14.3V via OVP register bits. The ACOV circuit has a reaction time of  $t_{AC}$  OV  $t_{AC}$  DV  $t_{AC}$  DV t

During input overvoltage event (ACOV), the fault register CHRG\_FAULT bits are set to 01. An INT pulse is asserted to the host. The device will automatically resume normal operation once the input voltage drops back below the OVP threshold.

### 8.3.9.2 Thermal Regulation and Thermal Shutdown

#### 8.3.9.2.1 Thermal Protection in Buck Mode

The bq25600C device monitors the internal junction temperature  $T_J$  to avoid overheat the chip and limits the device surface temperature in buck mode. When the internal junction temperature exceeds thermal regulation limit (110°C), the device lowers down the charge current. During thermal regulation, the actual charging current is usually below the programmed battery charging current. Therefore, termination is disabled, the safety timer runs at half the clock rate, and the status register THERM\_STAT bit goes high.

Additionally, the device has thermal shutdown to turn off the converter and BATFET when device surface temperature exceeds  $T_{SHUT}(160^{\circ}C)$ . The fault register CHRG\_FAULT is set to 1 and an  $\overline{INT}$  is asserted to the host. The BATFET and converter is enabled to recover when IC temperature is  $T_{SHUT\_HYS}$  (30°C) below  $T_{SHUT}(160^{\circ}C)$ .

# TEXAS INSTRUMENTS

#### 8.3.9.3 Battery Protection

#### 8.3.9.3.1 Battery overvoltage Protection (BATOVP)

The battery overvoltage limit is clamped at 4% above the battery regulation voltage. When battery over voltage occurs, the charger device immediately disables charging. The fault register BAT\_FAULT bit goes high and an INT is asserted to the host.

#### 8.3.10 Serial interface

The device uses I<sup>2</sup>C compatible interface for flexible charging parameter programming and instantaneous device status reporting. I<sup>2</sup>CTM is a bi-directional 2-wire serial interface developed by Philips Semiconductor (now NXP Semiconductors). Only two bus lines are required: a serial data line (SDA) and a serial clock line (SCL). Devices can be considered as masters or slaves when performing data transfers. A master is the device which initiates a data transfer on the bus and generates the clock signals to permit that transfer. At that time, any device addressed is considered a slave.

The device operates as a slave device with address 6AH, receiving control inputs from the master device like micro controller or a digital signal processor through REG00-REG0B. Register read beyond REG0B (0x0B) returns 0xFF. The I<sup>2</sup>C interface supports both standard mode (up to 100 kbits), and fast mode (up to 400 kbits). connecting to the positive supply voltage via a current source or pull-up resistor. When the bus is free, both lines are HIGH. The SDA and SCL pins are open drain.

## 8.3.10.1 Data Validity

The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW. One clock pulse is generated for each data bit transferred.




Figure 11. Bit Transfer on the I<sup>2</sup>C Bus

#### 8.3.10.2 START and STOP Conditions

All transactions begin with a START (S) and can be terminated by a STOP (P). A HIGH to LOW transition on the SDA line while SCI is HIGH defines a START condition. A LOW to HIGH transition on the SDA line when the SCL is HIGH defines a STOP condition. START and STOP conditions are always generated by the mAster. The bus is considered busy after the START condition, and free after the STOP condition.




Figure 12. TS START and STOP conditions



## 8.3.10.3 Byte Format

Every byte on the SDA line must be 8 bits long. The number of bytes to be transmitted per transfer is unrestricted. Each byte has to be followed by an Acknowledge bit. Data is transferred with the Most Significant Bit (MSB) first. If a slave cannot receive or transmit another complete byte of data until it has performed some other function, it can hold the clock line SCL low to force the mAster into a wait state (clock stretching). Data transfer then continues when the slave is ready for another byte of data and release the clock line SCL.




Figure 13. Data Transfer on the I<sup>2</sup>C Bus

#### 8.3.10.4 Acknowledge (ACK) and Not Acknowledge (NACK)

The acknowledge takes place after every byte. The acknowledge bit allows the receiver to signal the transmitter that the byte was successfully received and another byte may be sent. All clock pulses, including the acknowledge ninth clock pulse, are generated by the mAster. The transmitter releases the SDA line during the acknowledge clock pulse so the receiver can pull the SDA line LOW and it remains stable LOW during the HIGH period of this clock pulse.

When SDA remains HIGH during the ninth clock pulse, this is the Not Acknowledge signal. The mAster can then generate either a STOP to abort the transfer or a repeated START to start a new transfer.

#### 8.3.10.5 Slave Address and Data Direction Bit

After the START, a slave address is sent. This address is 7 bits long followed by the eighth bit as a data direction bit (bit R/W). A zero indicates a transmission (WRITE) and a one indicates a request for data (READ).




Figure 14. Complete Data Transfer

#### 8.3.10.6 Single Read and Write

If the register address is not defined, the charger IC send back NACK and go back to the idle state.



Figure 15. Single Write




Figure 16. Single Read

#### 8.3.10.7 Multi-Read and Multi-Write

The charger device supports multi-read and multi-write on REG00 through REG0B.




Figure 18. Multi-Read

REG09 is a fault register. It keeps all the fault information from last read until the host issues a new read. For example, if Charge Safety Timer Expiration fault occurs but recovers later, the fault register REG09 reports the fault when it is read the first time, but returns to normal when it is read the second time. in order to get the fault information at present, the host has to read REG09 for the second time. The only exception is NTC\_FAULT which always reports the actual condition on the TS pin. in addition, REG09 does not support multi-read and multi-write.

8.4 Register Maps

I<sup>2</sup>C Slave Address: 6AH

# 8.4.1 REG00

www.tij.co.jp

# 表 5. REG00 Field Descriptions

Bit	Field	POR	Туре	Reset	Description	Comment
7	EN_HIZ	0	R/W	by REG_RST by Watchdog	0 – Disable, 1 – Enable	Enable HIZ Mode 0 – Disable (default) 1 – Enable
6	Reserved					
5	Reserved					
4	IINDPM[4]	1	R/W	by REG_RST	1600 mA	Input Current Limit
3	IINDPM[3]	0	R/W	by REG_RST	800 mA	Offset: 100 mA
2	IINDPM[2]	1	R/W	by REG_RST	400 mA	Range: 100 mA (000000) – 3.2 A (11111)
1	IINDPM[1]	1	R/W	by REG_RST	200 mA	Default:, maximum input current
0	IINDPM[0]	1	R/W	by REG_RST	100 mA	limit, not typical. IINDPM bits are changed automatically after input source detection is completed bq25600C PSEL = Hi = 500 mA PSEL = Lo = Host can over-write IINDPM register bits after input source detection is completed.



## 8.4.2 REG01

# 表 6. REG01 Field Descriptions

Bit	Field	POR	Туре	Reset	Description	Comment
7	PFM _DIS	0	R/W	by REG_RST	0 – Enable PFM 1 – Disable PFM	Default: 0 - Enable
6	WD_RST	0	R/W	by REG_RST by Watchdog	I <sup>2</sup> C Watchdog Timer Reset 0 – Normal ; 1 – Reset	Default: Normal (0) Back to 0 after watchdog timer reset
5	Reserved					
4	CHG_CONFIG	1	R/W	by REG_RST by Watchdog	0 - Charge Disable 1- Charge Enable	Default: Charge Battery (1) Note: 1. Charge is enabled when both CE pin is pulled low AND CHG_CONFIG bit is 1.
3	SYS_Min[2]	1	R/W	by REG_RST		000: 2.6 V
2	SYS_Min[1]	0	R/W	by REG_RST		001: 2.8 V 010: 3 V
1	SYS_Min[0]	1	R/W	by REG_RST	System Minimum Voltage	011: 3.2 V 100: 3.4 V 101: 3.5 V 110: 3.6 V 111: 3.7 V Default: 3.5 V (101)
0	Reserved					



## 8.4.3 REG02

# 表 7. REG02 Field Descriptions

Bit	Field	POR	Туре	Reset	Description	Comment
7	Reserved					
6	Q1_FULLON	0	R/W	by REG_RST	0 – Use higher Q1 RDSON when programmed IINDPM < 700mA (better accuracy) 1 – Use lower Q1 RDSON always (better efficiency)	
5	ICHG[5]		R/W	by REG_RST by Watchdog		
4	ICHG[4]	0	R/W	by REG_RST by Watchdog		Fast Charge Current Default: 2040mA (100010)
3	ICHG[3]		R/W	by REG_RST by Watchdog		Range: 0 mA (0000000) – 3000 mA (110010) Note:
2	ICHG[2]		R/W	by REG_RST by Watchdog		I <sub>CHG</sub> = 0 mA disables charge. I <sub>CHG</sub> > 3000 mA (110010 clamped
1	ICHG[1]	1	R/W	by REG_RST by Watchdog		to register value 3000 mA (110010))
0	ICHG[0]		R/W	by REG_RST by Watchdog		



## 8.4.4 REG03

# 表 8. REG03 Field Descriptions

Bit	Field	POR	Туре	Reset	Description	Comment
7	IPRECHG[3]	0	R/W	by REG_RST by Watchdog		
6	IPRECHG[2]	0	R/W	by REG_RST by Watchdog		Precharge Current Default: 180 mA (0010)
5	IPRECHG[1]		R/W	by REG_RST by Watchdog		Offset: 60 mA Note: IPRECHG > clamped to (1100)
4	IPRECHG[0]		R/W	by REG_RST by Watchdog		
3	ITERM[3]	0	R/W	by REG_RST by Watchdog		
2	ITERM[2]	0	R/W	by REG_RST by Watchdog		Termination Current Default: 180 mA (0010)
1	ITERM[1]		R/W	by REG_RST by Watchdog		Offset: 60 mA Note: ITERM > 780 mA clamped to (1100)
0	ITERM[0]		R/W	by REG_RST by Watchdog		, ,



# 8.4.5 REG04

# 表 9. REG04 Field Descriptions

Bit	Field	POR	Туре	Reset	Description	Comment
7	VREG[4]	0	R/W	by REG_RST by Watchdog	512 mV	Charge Voltage
6	VREG[3]	1	R/W	by REG_RST by Watchdog	256 mV	Offset: 3.856 V Range: 3.856 V to 4.624 V (11000) Default: 4.208 V (01011) Special Value: (01111): 4.352 V Note: Value above 11000 (4.624 V) is clamped to register value 11000 (4.624 V)
5	VREG[2]	0	R/W	by REG_RST by Watchdog	128 mV	
4	VREG[1]	1	R/W	by REG_RST by Watchdog	64 mV	
3	VREG[0]	1	R/W	by REG_RST by Watchdog	32 mV	
2	Reserved					
1	Reserved					
0	VRECHG	0	R/W	by REG_RST by Watchdog		Recharge threshold Default: 100mV (0)



## 8.4.6 REG05

# 表 10. REG05 Field Descriptions

Bit	Field	POR	Туре	Reset	Description	Comment
7	EN_TERM	1	R/W	by REG_RST by Watchdog	0 – Disable 1 – Enable	Default: Enable termination (1)
6	OVPFET_DIS	0	R/W	by REG_RST by Watchdog	0 – Enable OVPFET 1 – Disable OVPFET	Default: Enable OVPFET (0) Note: This bit only takes effect when EN_HIZ bit is active
5	WATCHDOG[1]	0	R/W	by REG_RST by Watchdog	00 – Disable timer, 01 – 40 s, 10 –	Default: 40 a (04)
4	WATCHDOG[0]	1	R/W	by REG_RST by Watchdog Box 11 – 160 s Default: 40 s (01)	Delault. 40 S (01)	
3	EN_TIMER	1	R/W	by REG_RST by Watchdog	0 – Disable 1 – Enable both fast charge and precharge timer	Default: Enable (1)
2	CHG_TIMER	1	R/W	by REG_RST by Watchdog	0 – 5 hrs 1 – 10 hrs	Default: 10 hours (1)
1	TREG	1	R/W	by REG_RST by Watchdog	Thermal Regulation Threshold: 0 - 90°C 1 - 110°C	Default: 110°C (1)
0	Reserved					



# 8.4.7 REG06

# 表 11. REG06 Field Descriptions

Bit	Field	POR	Туре	Reset	Description	Comment
7	OVP[1]	0	R/W	by REG_RST		VAC OVP threshold:
6	OVP[0]	1	R/W	by REG_RST	Default: 6.5V (01)	00 - 5.5 V 01 - 6.5 V (5-V input) 10 - 10.5 V (9-V input) 11 - 14 V (12-V input)
5	Reserved					
4	Reserved					
3	VINDPM[3]	0	R/W	by REG_RST	800 mV	Absolute VINDPM Threshold
2	VINDPM[2]	1	R/W	by REG_RST	400 mV	Offset: 3.9 V
1	VINDPM[1]	1	R/W	by REG_RST	200 mV	Range: 3.9 V (0000) – 5.4 V (1111)
0	VINDPM[0]	0	R/W	by REG_RST	100 mV	Default: 4.5V (0110)



## 8.4.8 REG07

# 表 12. REG07 Field Descriptions

Bit	Field	POR	Туре	Reset	Description	Comment
7	Reserved					
6	TMR2X_EN	1	R/W	by REG_RST by Watchdog	0 – Disable 1 – Safety timer slowed by 2X during input DPM (both V and I) or thermal regulation	
5	BATFET_DIS	0	R/W	by REG_RST	0 – Allow Q4 turn on, 1 – Turn off Q4 with t <sub>BATFET_DLY</sub> delay time (REG07[3])	Default: Allow Q4 turn on(0)
4	Reserved					
3	BATFET_DLY	1	R/W	by REG_RST	0 – Turn off BATFET immediately when BATFET_DIS bit is set 1 –Turn off BATFET after t <sub>BATFET_DLY</sub> (typ. 10 s) when BATFET_DIS bit is set	Default: 1 Turn off BATFET after t <sub>BATFET_DLY</sub> (typ. 10 s) when BATFET_DIS bit is set
2	BATFET_RST_EN	1	R/W	by REG_RST by Watchdog	0 – Disable BATFET reset function 1 – Enable BATFET reset function	Default: 1 Enable BATFET reset function
1	VDPM_BAT_TRACK[1]	0	R/W	by REG_RST	`	Sets VINDPM to track BAT
0	VDPM_BAT_TRACK[0]	0	R/W	by REG_RST	by register) 01 - VBAT + 200mV 10 - VBAT + 250mV 11 - VBAT + 300mV	voltage. Actual VINDPM is higher of register value and VBAT + VDPM_BAT_TRACK



# 8.4.9 REG08

# 表 13. REG08 Field Descriptions

Bit	Field	POR	Туре	Reset	Description
7	VBUS_STAT[2]	Х	R	NA	VBUS Status register
6	VBUS_STAT[1]	х	R	NA	bq25600C 000: No input
5	VBUS_STAT[0]	х	R	001: USB Host SDP (500 mA) → PSEL HIGH 010: Adapter → PSEL LOW 111: Reserved Software current limit is reported in IINDPM register	
4	CHRG_STAT[1]	х	R	NA	Charging status:
3	CHRG_STAT[0]	x	R	00 – Not Charging 01 – Pre-charge (< V <sub>BATLOWV</sub> ) NA 10 – Fast Charging 11 – Charge Termination	
2	PG_STAT	x	R	NA	Power Good status: 0 – Power Not Good 1 – Power Good
1	THERM_STAT	х	R	NA	0 – Not in ther mAl regulation 1 – in ther mAl regulation
0	VSYS_STAT	х	R	NA	0 - Not in VSYSMin regulation (BAT > VSYSMin) 1 - in VSYSMin regulation (BAT < VSYSMin)

LEGEND: R/W = Read/Write

## 8.4.10 REG09

# 表 14. REG09 Field Descriptions

Bit	Field	POR	Туре	Reset	Description
7	WATCHDOG_FAULT	х	R	NA	0 – Normal, 1- Watchdog timer expiration
6	Reserved				
5	CHRG_FAULT[1]	х	R	NA	00 - Normal, 01 - input fault (VAC OVP or VBAT < VBUS < 3.8 V), 10 -
4	CHRG_FAULT[0]	х	R	NA Thermal shutdown, 11 – Charge Safety Timer Expiration	
3	BAT_FAULT	х	R	NA	0 – Normal, 1 – BATOVP
2	Reserved				
1	Reserved				
0	Reserved				



## 8.4.11 REG0A

# 表 15. REG0A Field Descriptions

Bit	Field	POR	Туре	Reset	Description		
7	VBUS_GD	х	R	NA	0 – Not VBUS attached, 1 – VBUS Attached		
6	VINDPM_STAT	Х	R	NA	0 – Not in VINDPM, 1 – in VINDPM		
5	IINDPM_STAT	х	R	NA	0 – Not in IINDPM, 1 – in IINDPM		
4	Reserved	х	R	NA			
3	Reserved						
2	ACOV_STAT	х	R	NA	0 – Device is NOT in ACOV 1 – Device is in ACOV		
1	VINDPM_INT_ MASK	0	R/W	by REG_RST	0 - Allow VINDPM INT pulse 1 - Mask VINDPM INT pulse		
0	IINDPM_INT_ MASK	0	R/W	by REG_RST	0 - Allow IINDPM INT pulse 1 - Mask IINDPM INT pulse		

LEGEND: R/W = Read/Write; R = Read only



#### 8.4.12 REG0B

#### 表 16. REG0B Field Descriptions

Bit	Field	POR	Туре	Reset	Description		
7	REG_RST	0	R/W	NA	Register reset 0 – Keep current register setting 1 – Reset to default register value and reset safety timer Note: Bit resets to 0 after register reset is completed		
6	PN[3]	х	R	NA			
5	PN[2]	х	R	NA	h-255000-0440		
4	PN[1]	х	R	NA	bq25600C: 0110		
3	PN[0]	х	R	NA			
2	Reserved						
1	DEV_REV[1]	Х	R	NA			
0	DEV_REV[0]	х	R	NA			

LEGEND: R/W = Read/Write; R = Read only

## 9 Application and Implementation

注

information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application information

A typical application consists of the device configured as an  $I^2C$  controlled parallel charger with a main charger bq25600 to fast charge single cell Li-lon and Li-polymer batteries used in a wide range of smart phones and other portable devices. bq25600 and bq25660C have different  $I^2C$  address so that two devices can share the same  $I^2C$  bus.



# 9.2 Typical Application Diagram




図 19. Parallel Charger Application



## **Typical Application Diagram (continued)**

## 9.2.1 Design Requirements

#### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Inductor Selection

The 1.5-MHz switching frequency allows the use of small inductor and capacitor values to maintain an inductor saturation current higher than the charging current ( $I_{CHG}$ ) plus half the ripple current ( $I_{RIPPLE}$ ):

$$I_{SAT} \ge I_{CHG} + (1/2) I_{RIPPLE} \tag{1}$$

The inductor ripple current depends on the input voltage ( $V_{VBUS}$ ), the duty cycle ( $D = V_{BAT}/V_{VBUS}$ ), the switching frequency ( $f_s$ ) and the inductance (L).

$$I_{RIPPLE} = \frac{V_{IN} \times D \times (1 - D)}{fs \times L}$$
(2)

The maximum inductor ripple current occurs when the duty cycle (D) is 0.5 or approximately 0.5. Usually inductor ripple is designed in the range between 20% and 40% maximum charging current as a trade-off between inductor size and efficiency for a practical design.

#### 9.2.2.2 input Capacitor

Design input capacitance to provide enough ripple current rating to absorb input switching ripple current. The worst case RMS ripple current is half of the charging current when duty cycle is 0.5. If the converter does not operate at 50% duty cycle, then the worst case capacitor RMS current  $I_{Cin}$  occurs where the duty cycle is closest to 50% and can be estimated using  $\vec{\pm}$  3.

$$I_{CIN} = I_{CHG} \times \sqrt{D \times (1 - D)}$$
(3)

Low ESR ceramic capacitor such as X7R or X5R is preferred for input decoupling capacitor and should be placed to the drain of the high-side MOSFET and source of the low-side MOSFET as close as possible. Voltage rating of the capacitor must be higher than normal input voltage level. A rating of 25-V or higher capacitor is preferred for 15 V input voltage. Capacitance of  $22-\mu F$  is suggested for typical of 3A charging current.

#### 9.2.2.3 Output Capacitor

Ensure that the output capacitance has enough ripple current rating to absorb the output switching ripple current.  $\pm$  4 shows the output capacitor RMS current  $I_{COLT}$  calculation.

$$I_{COUT} = \frac{I_{RIPPLE}}{2 \times \sqrt{3}} \approx 0.29 \times I_{RIPPLE}$$
(4)

The output capacitor voltage ripple can be calculated as follows:

$$\Delta V_{O} = \frac{V_{OUT}}{8LCfs^{2}} \left( 1 - \frac{V_{OUT}}{V_{IN}} \right)$$
 (5)


At certain input and output voltage and switching frequency, the voltage ripple can be reduced by increasing the output filter LC.

The charger device has internal loop compensation optimized for >20  $\mu$ F ceramic output capacitance. The preferred ceramic capacitor is 10V rating, X7R or X5R.




www.tij.co.jp

## 9.3 Application Curves



# **Application Curves (continued)**





www.tij.co.jp

10 Power Supply Recommendations

# In order to provide an output voltage on the SYS pins, the bq25600C device requires a power supply between 3.9 V and 14.2 V input with at least 100-mA current rating connected to VBUS and a single-cell Li-lon battery with voltage > V<sub>BATUVLO</sub> connected to BAT. The source current rating needs to be at least 3 A in order for the buck converter of the charger to provide maximum output power to SYS.

## 11 Layout

## 11.1 Layout Guidelines


The switching node rise and fall times should be minimized for minimum switching loss. Proper layout of the components to minimize high frequency current path loop (see 29) is important to prevent electrical andmagnetic field radiation and high frequency resonant problems.

#### **IMPORTANT**

It is essential to follow this specific layout PCB order.

- Place input capacitor as close as possible to PMID pin and GND pin connections and use shortest copper trace connection or GND plane.
- Put output capacitor near to the inductor and the device.
- Decoupling capacitors should be placed next to the device pins and make trace connection as short as possible.
- Place inductor input terminal to SW pin as close as possible. Minimize the copper area of this trace to lower
  electrical and magnetic field radiation but make the trace wide enough to carry the charging current. Do not
  use multiple layers in parallel for this connection. Minimize parasitic capacitance from this area to any other
  trace or plane.
- It is OK to connect all grounds together to reduce PCB size and improve thermal dissipation.
- Try to avoid ground planes in parallel with high frequency traces in other layers.
   See the EVM design for the recommended component placement with trace and via locations.

## 11.2 Layout Example



29. High Frequency Current Path



# 12 デバイスおよびドキュメントのサポート

## 12.1 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of

TI E2E™オンライン・コミュニティ TIのE2E (Engineer-to-Engineer) コミュニティ。エンジニア間の共同作 業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有 し、アイディアを検討して、問題解決に役立てることができます。

設計サポート TIの設計サポート 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることが できます。技術サポート用の連絡先情報も参照できます。

#### 12.2 商標

E2E is a trademark of Texas Instruments.

#### 12.3 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防 ▲ ・ 止するために、リード線同士をショートさせて おくか、デバイスを導電フォームに入れる必要があります。

#### 12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスに ついて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もありま す。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

www.ti.com 10-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
BQ25600CYFFR	Active	Production	DSBGA (YFF)   30	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ25600C
BQ25600CYFFR.A	Active	Production	DSBGA (YFF)   30	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ25600C
BQ25600CYFFR.B	Active	Production	DSBGA (YFF)   30	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ25600C
BQ25600CYFFT	Active	Production	DSBGA (YFF)   30	250   SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ25600C
BQ25600CYFFT.A	Active	Production	DSBGA (YFF)   30	250   SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ25600C
BQ25600CYFFT.B	Active	Production	DSBGA (YFF)   30	250   SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ25600C

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.




# **PACKAGE OPTION ADDENDUM**

www.ti.com 10-Nov-2025



DIE SIZE BALL GRID ARRAY




#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日: 2025 年 10 月