

CDx4HC365-Q1、CD74HC366-Q1 高速 CMOS ロジック・ヘキサ・バッファ/ライン・ドライバ、スリー・ステート非反転および反転

1 特長

- 車載アプリケーション認定済み
- バッファ付き入力
- 大電流バス・ドライバ出力
- t_{PLH} , t_{PHL} = 8ns の標準伝搬遅延 (V_{CC} = 5V, C_L = 15pF, T_A = 25°C)
- ファンアウト (全温度範囲にわたって)
 - 標準出力は 10 個の LSTTL 負荷を駆動可能
 - バス・ドライバ出力は 15 個の LSTTL 負荷を駆動可能
- 広い動作温度範囲: -40°C ~ 125°C
- 平衡のとれた伝搬遅延と遷移時間
- LSTTL ロジック IC に比べて消費電力を大幅削減
- HC タイプ
 - 2V ~ 6V で動作
 - 優れたノイズ耐性: V_{CC} に対して N_{IL} = 30%, N_{IH} = 30% (V_{CC} = 5V 時)
- HCT タイプ
 - 4.5V ~ 5.5V で動作
 - LSTTL 入力ロジックと直接互換、 V_{IL} = 0.8V (最大値)、 V_{IH} = 2V (最小値)
 - CMOS 入力互換、 V_{OL} 、 V_{OH} で $I \leq 1\mu A$

2 概要

CD74HC365-Q1、CD74HC366-Q1、CD74HCT365-Q1 シリコン・ゲート CMOS スリー・ステート・バッファは、汎用の高速非反転および反転バッファです。ドライブ電流出力が大きく、大きなバス容量を駆動しても高速動作が可能です。これらの回路は CMOS 回路の低消費電力でありながら、低消費電力のショットキー TTL 回路と同等の速度を備えています。どちらの回路も、最大 15 個の低消費電力ショットキー入力を駆動できます。

製品情報

部品番号	パッケージ ⁽¹⁾	本体サイズ (公称)
CD74HC366QDRQ1	D (SOIC, 16)	9.90mm × 3.90mm

(1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。




Table of Contents


1 特長	1	7.2 Functional Block Diagram.....	9
2 概要	1	7.3 Device Functional Modes.....	10
3 Revision History	2	8 Power Supply Recommendations	11
4 Pin Configuration and Functions	3	9 Layout	11
5 Specifications	4	9.1 Layout Guidelines.....	11
5.1 Absolute Maximum Ratings.....	4	10 Device and Documentation Support	12
5.2 ESD Ratings.....	4	10.1 Receiving Notification of Documentation Updates..	12
5.3 Recommended Operating Conditions.....	4	10.2 サポート・リソース.....	12
5.4 Thermal Information.....	4	10.3 Trademarks.....	12
5.5 Electrical Characteristics.....	5	10.4 Electrostatic Discharge Caution.....	12
5.6 Switching Characteristics.....	6	10.5 Glossary.....	12
6 Parameter Measurement Information	7	11 Mechanical, Packaging, and Orderable Information	12
7 Detailed Description	9		
7.1 Overview.....	9		

3 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision * (January 2010) to Revision A (August 2022)	Page
• 最新のデータシート規格を反映するように、文書全体にわたって表、図、相互参照の採番方法を更新.....	1

4 Pin Configuration and Functions



D Package
16-Pin SOIC
Top View

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
I _{IK}	Input clamp current	V _I < -0.5V or V _I > V _{CC} + 0.5V		±20	mA
I _{OK}	Output clamp current	V _O < -0.5V or V _O > V _{CC} + 0.5V		±20	mA
I _O	Drain current	V _O > -0.5V or V _O < V _{CC} + 0.5V		±35	mA
	Continuous output current			±25	
I _{CC}	Continuous current through V _{CC} or GND			±50	mA
Latch up					Class I
T _J	Junction temperature			150	°C
T _{stg}	Storage temperature		-65	150	°C
	Lead temperature (soldering 10s)			300	°C

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge		
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	1500	V
	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	250	
	Machine model	200	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V _{CC}	Supply voltage	HC Types	2	6	V
		HCT Types	4.5	5.5	
V _I	Input voltage		0	V _{CC}	V
V _O	Output voltage		0	V _{CC}	V
T _A	Operating free-air temperature		-40	125	°C
Δt/Δv	Input Rise and Fall Time	2 V		1000	ns
		4.5 V		500	
		6 V		400	

5.4 Thermal Information

THERMAL METRIC		D (SOIC)	UNIT
		16 PINS	
R _{θJA}	Junction-to-ambient thermal resistance ⁽¹⁾	73	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC package thermal metrics](#) application report.

5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS ⁽²⁾	V _{CC} (V)	25°C			-40°C TO 125°C		UNITS
					MIN	TYP	MAX	MIN	MAX	
HC Types										
V _{IH}	High-level input voltage			2	1.5		1.5		V	
				4.5	3.15		3.15			
				6	4.2		4.2			
V _{IL}	Low-level input voltage			2	0.5		0.5		V	
				4.5	1.35		1.35			
				6	1.8		1.8			
V _{OH}	High-level output voltage loads	CMOS	I _{OH} = -20 µA	2	1.9		1.9		V	
				4.5	4.4		4.4			
				6	5.9		5.9			
		TTL	I _{OH} = -6 mA	4.5	3.98		3.7			
			I _{OH} = -7.8 mA	6	5.48		5.2			
V _{OL}	Low-level output voltage loads	CMOS	I _{OL} = 20 µA	2	0.1		0.1		V	
				4.5	0.1		0.1			
				6	0.1		0.1			
		TTL	I _{OL} = 6 mA	4.5	0.26		0.4			
			I _{OL} = 7.8 mA	6	0.26		0.4			
I _I	Input leakage current		V _I = V _{CC} or GND	6	±0.1		±1		µA	
I _{CC}	Supply current		V _I = V _{CC} or GND; I _O = 0 A	6	8		160		µA	
I _{OZ}	Three-state leakage current		V _O = V _{CC} or GND	6	±0.5		±10		µA	
HCT Types										
V _{IH}	High-level input voltage			4.5 to 5.5	2		2		V	
V _{IL}	Low-level input voltage			4.5 to 5.5	0.8		0.8		V	
V _{OH}	High-level output voltage loads		I _{OH} = - 20 µA	4.5	4.4		4.4		V	
			I _{OH} = - 4 mA	4.5	3.98		3.7			
V _{OL}	Low-level output voltage loads		I _{OL} = 20 µA	4.5	0.1		0.1		V	
			I _{OL} = 4 mA	4.5	0.26		0.4			
I _I	Input leakage current		V _I = V _{CC} or GND	5.5	±0.1		±1		µA	
I _{CC}	Supply current		V _I = V _{CC} or GND	5.5	8		160		µA	
ΔI _{CC}	Additional supply current per input pin: 1 unit load ⁽¹⁾		V _{CC} - 2.1	4.5 to 5.5	100		360		µA	
I _{OZ}	Three-state leakage current		V _O = V _{CC} or GND	5.5	±0.5		±10		µA	

(1) For dual-supply systems theoretical worst case (V_I = 2.4V, V_{CC} = 5.5V) specification is 1.8mA.

(2) V_I = V_{IH} or V_{IL}, unless otherwise specified.

5.6 Switching Characteristics

$C_L = 50\text{pF}$. Input t_r , $t_f = 6\text{ns}$

PARAMETER			V _{CC} (V)	25°C		-40°C TO 125°C	UNITS
				TYP	MAX	MAX	
HC Types							
t _{PLH} , t _{PHL}	Propagation delay, data to outputs	HC365	2	110	165	ns	
			4.5	22	33		
			6	19	28		
		HC366	2	150	225		
			4.5	31	45		
			6	26	38		
t _{TLH} , t _{THL}	Output transition time		2	60	90	ns	
			4.5	12	18		
			6	10	15		
C _I	Input capacitance			10	10	pF	
C _O	Three-state output capacitance			20	20	pF	
C _{PD}	Power dissipation capacitance ^{(1) (2)}		5	40		pF	
HCT Types							
t _{PLH} , t _{PHL}	Propagation delay, data to outputs	HCT365	4.5	25	38	ns	
		HCT366	4.5	27	41		
t _{PLH} , t _{PHL}	Propagation delay, output enable and disable to outputs		4.5	35	53	ns	
t _{TLH} , t _{THL}	Output transition time		4.5	12	18	ns	
C _I	Input capacitance			10	10	pF	
C _O	Three-state output capacitance			20	20	pF	
C _{PD}	Power dissipation capacitance ^{(1) (2)}		5	42		pF	

(1) C_{PD} is used to determine the dynamic power consumption, per inverter.


(2) $P_D = V_{CC}^2 \times f_i (C_{PD} + C_L)$, where f_i = input frequency, C_L = output load capacitance, V_{CC} = supply voltage.

6 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1 \text{ MHz}$, $Z_O = 50 \Omega$, $t_f < 6 \text{ ns}$.


For clock inputs, f_{max} is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.




(1) C_L includes probe and test-fixture capacitance.

FIG 6-1. Load Circuit for 3-State Outputs



(1) The greater between t_{PLH} and t_{PHL} is the same as t_{pd} .


FIG 6-2. Voltage Waveforms, Standard CMOS Inputs Setup Propagation Delays



(1) t_{PLZ} and t_{PHZ} are the same as t_{dis} .


(2) t_{PZL} and t_{PZH} are the same as t_{en} .

FIG 6-3. Voltage Waveforms, Standard CMOS Inputs Propagation Delays




(1) The greater between t_r and t_f is the same as t_t .

FIG 6-4. Voltage Waveforms, Input and Output Transition Times for Standard CMOS Input Devices



(1) The greater between t_{PLH} and t_{PHL} is the same as t_{pd} .

 **6-5. Voltage Waveforms, TTL-Compatible CMOS Inputs Propagation Delays**



(1) t_{PLZ} and t_{PHZ} are the same as t_{dis} .

(2) t_{PZL} and t_{PZH} are the same as t_{en} .

 **6-6. Voltage Waveforms, TTL-Compatible CMOS Inputs Propagation Delays**

7 Detailed Description


7.1 Overview

The CD74HC365-Q1, CD74HC366-Q1, and CD74HCT365-Q1 silicon gate CMOS three state buffers are general purpose high-speed non-inverting and inverting buffers. They have high drive current outputs which enable high speed operation even when driving large bus capacitances. These circuits possess the low power dissipation of CMOS circuitry, yet have speeds comparable to low power Schottky TTL circuits. Both circuits are capable of driving up to 15 low power Schottky inputs.

The CD74HC365-Q1 and CD74HCT365-Q1 are non-inverting buffers, whereas the CD74HC366-Q1 is an inverting buffer. These devices have two three-state control inputs ($\overline{OE1}$ and $\overline{OE2}$) which are NORed together to control all six gates.

The 'HCT365-Q1 logic families are speed, function and pin compatible with the standard LS logic family.

7.2 Functional Block Diagram



NOTE: Inverter not included in CD74HC365-Q1, CD74HCT365-Q1

7.3 Device Functional Modes

表 7-1. Function Table

INPUTS ⁽¹⁾			OUTPUTS (Y) ⁽²⁾	
OE1	OE2	A	HC/HCT365	HC366
L	L	L	L	H
L	L	H	H	L
X	H	X	Z	Z
H	X	X	Z	Z

(1) H = High Voltage Level, L = Low Voltage Level, X = Don't Care

(2) H = Driving High, L = Driving Low, Z = High Impedance State

8 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- μ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

9 Layout

9.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.

10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.2 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

10.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.5 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
CD74HC366QDRQ1	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC366Q
CD74HC366QDRQ1.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC366Q

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD74HC366-Q1 :


- Catalog : [CD74HC366](#)

- Military : [CD54HC366](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Military - QML certified for Military and Defense Applications


TAPE AND REEL INFORMATION



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC366QDRQ1	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC366QDRQ1	SOIC	D	16	2500	353.0	353.0	32.0



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日：2025 年 10 月