

# CSD18536KTT 60 V N-Channel NexFET™ Power MOSFET

## 1 Features


- Ultralow  $Q_g$  and  $Q_{gd}$
- Low Thermal Resistance
- Avalanche Rated
- Pb-Free Terminal Plating
- RoHS Compliant
- Halogen Free
- D<sup>2</sup>PAK Plastic Package

## 2 Applications

- Secondary Side Synchronous Rectifier
- Motor Control

## 3 Description

This 60-V, 1.3-m $\Omega$ , D<sup>2</sup>PAK (TO-263) NexFET™ power MOSFET is designed to minimize losses in power conversion applications.



### Product Summary

$T_A = 25^\circ\text{C}$		TYPICAL VALUE		UNIT
$V_{DS}$	Drain-to-Source Voltage	60		V
$Q_g$	Gate Charge Total (10 V)	108		nC
$Q_{gd}$	Gate Charge Gate-to-Drain	14		nC
$R_{DS(on)}$	Drain-to-Source On-Resistance	$V_{GS} = 4.5\text{ V}$	1.7	m $\Omega$
		$V_{GS} = 10\text{ V}$	1.3	m $\Omega$
$V_{GS(th)}$	Threshold Voltage	1.8		V

### Ordering Information<sup>(1)</sup>

DEVICE	QTY	MEDIA	PACKAGE	SHIP
CSD18536KTT	500	13-Inch Reel	D <sup>2</sup> PAK Plastic Package	Tape & Reel
CSD18536KTTT	50			


(1) For all available packages, see the orderable addendum at the end of the data sheet.

### Absolute Maximum Ratings


$T_A = 25^\circ\text{C}$		VALUE	UNIT
$V_{DS}$	Drain-to-Source Voltage	60	V
$V_{GS}$	Gate-to-Source Voltage	$\pm 20$	V
$I_D$	Continuous Drain Current (Package limited)	200	A
	Continuous Drain Current (Silicon limited), $T_C = 25^\circ\text{C}$	349	A
	Continuous Drain Current (Silicon limited), $T_C = 100^\circ\text{C}$	247	A
$I_{DM}$	Pulsed Drain Current <sup>(1)</sup>	400	A
$P_D$	Power Dissipation	375	W
$T_J, T_{stg}$	Operating Junction and Storage Temperature	-55 to 175	$^\circ\text{C}$
$E_{AS}$	Avalanche Energy, Single Pulse $I_D = 128\text{ A}, L = 0.1\text{ mH}, R_G = 25\ \Omega$	819	mJ

(1) Max  $R_{\theta JC} = 0.4^\circ\text{C/W}$ , pulse duration  $\leq 100\ \mu\text{s}$ , duty cycle  $\leq 1\%$

**$R_{DS(on)}$  vs  $V_{GS}$**



**Gate Charge**



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	6.1 Community Resources.....	<b>7</b>
<b>2 Applications</b> .....	<b>1</b>	6.2 Trademarks .....	<b>7</b>
<b>3 Description</b> .....	<b>1</b>	6.3 Electrostatic Discharge Caution .....	<b>7</b>
<b>4 Revision History</b> .....	<b>2</b>	6.4 Glossary .....	<b>7</b>
<b>5 Specifications</b> .....	<b>3</b>	<b>7 Mechanical, Packaging, and Orderable Information</b> .....	<b>8</b>
5.1 Electrical Characteristics.....	<b>3</b>	7.1 KTT Package Dimensions .....	<b>8</b>
5.2 Thermal Information .....	<b>3</b>	7.2 Recommended PCB Pattern.....	<b>9</b>
5.3 Typical MOSFET Characteristics.....	<b>4</b>	7.3 Recommended Stencil Opening (0.125 mm Stencil Thickness).....	<b>9</b>
<b>6 Device and Documentation Support</b> .....	<b>7</b>		

## 4 Revision History

DATE	REVISION	NOTES
March 2016	*	Initial release.

## 5 Specifications

### 5.1 Electrical Characteristics

( $T_A = 25^\circ\text{C}$  unless otherwise stated)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>STATIC CHARACTERISTICS</b>						
$V_{DSS}$	Drain-to-source voltage	$V_{GS} = 0\text{ V}, I_D = 250\ \mu\text{A}$	60			V
$I_{DSS}$	Drain-to-source leakage current	$V_{GS} = 0\text{ V}, V_{DS} = 48\text{ V}$			1	$\mu\text{A}$
$I_{GSS}$	Gate-to-source leakage current	$V_{DS} = 0\text{ V}, V_{GS} = 20\text{ V}$			100	nA
$V_{GS(th)}$	Gate-to-source threshold voltage	$V_{DS} = V_{GS}, I_D = 250\ \mu\text{A}$	1.4	1.8	2.2	V
$R_{DS(on)}$	Drain-to-source on-resistance	$V_{GS} = 4.5\text{ V}, I_D = 100\text{ A}$		1.7	2.2	m $\Omega$
		$V_{GS} = 10\text{ V}, I_D = 100\text{ A}$		1.3	1.6	m $\Omega$
$g_{fs}$	Transconductance	$V_{DS} = 6\text{ V}, I_D = 100\text{ A}$		312		S
<b>DYNAMIC CHARACTERISTICS</b>						
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}, V_{DS} = 30\text{ V}, f = 1\text{ MHz}$		8790	11430	pF
$C_{oss}$	Output capacitance			1410	1840	pF
$C_{rss}$	Reverse transfer capacitance			39	51	pF
$R_G$	Series gate resistance			0.7	1.4	$\Omega$
$Q_g$	Gate charge total (10 V)	$V_{DS} = 30\text{ V}, I_D = 100\text{ A}$		108	140	nC
$Q_{gd}$	Gate charge gate-to-drain			14		nC
$Q_{gs}$	Gate charge gate-to-source			18		nC
$Q_{g(th)}$	Gate charge at $V_{th}$			17		nC
$Q_{oss}$	Output charge	$V_{DS} = 30\text{ V}, V_{GS} = 0\text{ V}$		230		nC
$t_{d(on)}$	Turn on delay time	$V_{DS} = 30\text{ V}, V_{GS} = 10\text{ V}, I_{DS} = 100\text{ A}, R_G = 0\ \Omega$		11		ns
$t_r$	Rise time			5		ns
$t_{d(off)}$	Turn off delay time			24		ns
$t_f$	Fall time			4		ns
<b>DIODE CHARACTERISTICS</b>						
$V_{SD}$	Diode forward voltage	$I_{SD} = 100\text{ A}, V_{GS} = 0\text{ V}$		0.9	1.0	V
$Q_{rr}$	Reverse recovery charge	$V_{DS} = 30\text{ V}, I_F = 100\text{ A}, di/dt = 300\text{ A}/\mu\text{s}$		323		nC
$t_{rr}$	Reverse recovery time			86		ns

### 5.2 Thermal Information

( $T_A = 25^\circ\text{C}$  unless otherwise stated)

THERMAL METRIC		MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-case thermal resistance			0.4	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Junction-to-ambient thermal resistance			62	$^\circ\text{C}/\text{W}$

### 5.3 Typical MOSFET Characteristics

( $T_A = 25^\circ\text{C}$  unless otherwise stated)




Figure 1. Transient Thermal Impedance




Figure 2. Saturation Characteristics




Figure 3. Transfer Characteristics

Typical MOSFET Characteristics (continued)

(T<sub>A</sub> = 25°C unless otherwise stated)




Figure 4. Gate Charge




Figure 5. Capacitance




Figure 6. Threshold Voltage vs Temperature




Figure 7. On-State Resistance vs Gate-to-Source Voltage




Figure 8. Normalized On-State Resistance vs Temperature




Figure 9. Typical Diode Forward Voltage

Typical MOSFET Characteristics (continued)

( $T_A = 25^\circ\text{C}$  unless otherwise stated)




Figure 10. Maximum Safe Operating Area




Figure 11. Single Pulse Unclamped Inductive Switching




Figure 12. Maximum Drain Current vs Temperature

## 6 Device and Documentation Support

### 6.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 6.2 Trademarks

NexFET, E2E are trademarks of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 6.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 6.4 Glossary


[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

### 7.1 KTT Package Dimensions



#### Notes:




1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Features may not exist and shape may vary per different assembly sites.

#### Pin Configuration

POSITION	DESIGNATION
Pin 1	Gate
Pin 2 / Tab	Drain
Pin 3	Source




## 7.2 Recommended PCB Pattern



For recommended circuit layout for PCB designs, see application note [SLPA005 – Reducing Ringing Through PCB Layout Techniques](#).

## 7.3 Recommended Stencil Opening (0.125 mm Stencil Thickness)



### Notes:

1. This package is designed to be soldered to a thermal pad on the board. See application notes, *PowerPAD Thermally Enhanced Package* ([SLMA002](#)) and *PowerPAD Made Easy* ([SLMA004](#)) for more information.
2. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
3. Board assembly site may have different recommendations for stencil design.

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">CSD18536KTT</a>	Active	Production	DDPAK/ TO-263 (KTT)   2	500   LARGE T&R	ROHS Exempt	SN	Level-2-260C-1 YEAR	-55 to 175	CSD18536KTT
CSD18536KTT.Z	Active	Production	DDPAK/ TO-263 (KTT)   2	500   LARGE T&R	ROHS Exempt	SN	Level-2-260C-1 YEAR	-55 to 175	CSD18536KTT
<a href="#">CSD18536KTTT</a>	Active	Production	DDPAK/ TO-263 (KTT)   2	50   SMALL T&R	ROHS Exempt	SN	Level-2-260C-1 YEAR	-55 to 175	CSD18536KTT
CSD18536KTTT.Z	Active	Production	DDPAK/ TO-263 (KTT)   2	50   SMALL T&R	ROHS Exempt	SN	Level-2-260C-1 YEAR	-55 to 175	CSD18536KTT

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD18536KTT	DDPAK/ TO-263	KTT	3	500	330.0	24.4	10.8	16.3	5.11	16.0	24.0	Q2
CSD18536KTTT	DDPAK/ TO-263	KTT	3	50	330.0	24.4	10.8	16.3	5.11	16.0	24.0	Q2

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD18536KTT	DDPAK/TO-263	KTT	3	500	340.0	340.0	38.0
CSD18536KTTT	DDPAK/TO-263	KTT	3	50	340.0	340.0	38.0

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2025, Texas Instruments Incorporated