

DP83TC812x-Q1 TC-10 準拠、100BASE-T1 車載用イーサネット PHY

1 特長

- Open Alliance および IEEE 802.3bw 100BASE-T1 準拠
 - 内蔵 LPF によりレベル IV 放射に合格
 - 20 μ A 未満のスリープ電流で TC-10 準拠
- SAE J2962-3 EMC 準拠
- 設定可能な I/O 電圧: 3.3V、2.5V、1.8V
- MAC インターフェイス: MII、RMII、RGMII、SGMII
- MAC インターフェイスピンに対して独立した電圧レベル (3.3V、2.5V、1.8V) を選択可能
- 車載アプリケーション用に AEC-Q100 認定済み:
 - 温度グレード 1: -40°C ~ +125°C の動作時周囲温度
 - ピン 12 および 13 に対して ± 8 kV HBM ESD
 - ピン 12 および 13 に対して IEC61000-4-2 ESD 分類レベル 4: ± 8 kV 接触放電
- IEEE 1588 SFD のサポート
- 802.3br フレームプリエンブション サポート準拠の TSN
- 低い動作時消費電力: 230mW 未満
- 診断ツールキット
 - 信号品質表示 (SQI)
 - 時間領域反射計測 (TDR)
 - 静電放電センサ
 - 電圧センサ
 - PRBS 内蔵セルフテスト
 - ループバック
- VQFN、ウェットパブル フランク パッケージ
- 機能安全対応
 - 機能安全システムの設計に役立つ資料を利用可能

2 アプリケーション

- 先進運転支援システム (ADAS)
- ゲートウェイおよび車体制御
- テレマティクス

3 概要

DP83TC812-Q1 デバイスは、IEEE 802.3bw 準拠の車載用 PHYTER™ イーサネット物理層トランシーバで、シールドなしツイストペア ケーブルを使って動作できます。この PHY は、TC10 スリープおよびウェイク機能をサポートしています。シールドなしの単一ツイストペア ケーブル上でデータを送受信するために必要な、すべての物理層機能が搭載されています。このデバイスは xMII の柔軟性があり、標準の MII、RMII、RGMII、SGMII MAC インターフェイスをサポートします。また、この PHY は MDI 側にローパスフィルタを内蔵することで、放射を低減しています。


このデバイスには診断ツールキットが含まれており、広範なリアルタイム監視ツール、デバッグ ツール、テスト モードが用意されています。ツール キットには、初めて内蔵された静電放電 (ESD) 監視ツールが含まれています。MDI で ESD イベントをカウントでき、プログラム可能な割り込みを使用してリアルタイム監視も行えます。さらに、DP83TC812-Q1 には、疑似ランダム バイナリ シーケンス (PRBS) フレーム生成ツールが含まれており、内部ループバックと完全に互換性があり、MAC を使用せずデータを送受信します。本デバイスは、6.00mm × 6.00mm、36 ピンの VQFN ウェットパブル フランク パッケージに収容されています。このデバイスは DP83TG720 (100BASE-T1) とピン互換で、DP83TC811 とフォームファクタ互換です。したがって、DP83TC811、DP83TC812、DP83TC814、DP83TG720 に対して単一の PCB レイアウトを使用できます。

製品情報

部品番号	パッケージ ⁽¹⁾	本体サイズ (公称) ⁽²⁾
DP83TC812S-Q1	VQFN (36)	6.00mm × 6.00mm
DP83TC812R-Q1	VQFN (36)	6.00mm × 6.00mm

- (1) 利用可能なすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。
- (2) パッケージ サイズ (長さ × 幅) は公称値であり、該当する場合はピンも含まれます。





概略回路図

Table of Contents

1 特長	1	7.5 Programming.....	60
2 アプリケーション	1	7.6 Register Maps.....	65
3 概要	1	8 Application and Implementation	173
4 Device Comparison Table	4	8.1 アプリケーション情報に関する免責事項.....	173
5 Pin Configuration and Functions	5	8.2 Application Information.....	173
6 Specifications	18	8.3 Typical Applications.....	173
6.1 Absolute Maximum Ratings.....	18	8.4 Power Supply Recommendations.....	181
6.2 ESD Ratings.....	18	8.5 Layout.....	183
6.3 Recommended Operating Conditions.....	18	9 Device and Documentation Support	186
6.4 Thermal Information.....	19	9.1 Receiving Notification of Documentation Updates..	186
6.5 Electrical Characteristics.....	19	9.2 サポート・リソース.....	186
6.6 Timing Requirements.....	24	9.3 Community Resources.....	186
6.7 Timing Diagrams.....	27	9.4 Trademarks.....	186
6.8 Typical Characteristics.....	33	9.5 静電気放電に関する注意事項.....	186
7 Detailed Description	35	9.6 用語集.....	186
7.1 Overview.....	35	10 Revision History	186
7.2 Functional Block Diagram.....	36	11 Mechanical, Packaging, and Orderable	
7.3 Feature Description.....	37	Information	187
7.4 Device Functional Modes.....	46		

4 Device Comparison Table

PART NUMBER	SGMII SUPPORT	OPERATING TEMPERATURE
DP83TC812R-Q1	No	–40°C to 125°C
DP83TC812S-Q1	Yes	–40°C to 125°C

5 Pin Configuration and Functions




図 5-1. DP83TC812S-Q1 RHA Package
36-Pin VQFN
Top View




図 5-2. DP83TC812R-Q1 RHA Package
36-Pin VQFN
Top View

表 5-1. Pin Functions

PIN		STATE ¹	DESCRIPTION
NAME ²	NO.		
MAC INTERFACE			
RX_D3 RX_M	23	S, PD, O	Receive Data: Symbols received on the cable are decoded and transmitted out of these pins synchronous to the rising edge of RX_CLK. They contain valid data when RX_DV is asserted. A data nibble, RX_D[3:0], is transmitted in MII and RGMII modes. 2 bits; RX_D[1:0], are transmitted in RMII mode. RX_D[3:2] are not used when in RMII Slave mode. If the PHY is bootstrapped to RMII Master mode, a 50MHz clock reference is automatically outputted on RX_D3. This clock must be fed to the MAC. RX_M / RX_P: Differential SGMII Data Output. These pins transmit data from the PHY to the MAC. It is not recommended to use strap resistors in RX_D3 pin in SGMII mode.
RX_D2 RX_P	24		
RX_D1	25		
RX_D0	26		
RX_CLK	27	PD, O	Receive Clock: In MII and RGMII modes, the receive clock provides a 25MHz reference clock. Unused in RMII and SGMII modes
RX_ER	14	S, PD, O	Receive Error: In MII and RMII modes, this pin indicates a receive error symbol has been detected within a received packet. In MII mode, RX_ER is asserted high synchronously to the rising edge of RX_CLK. In RMII mode, RX_ER is asserted high synchronously to the rising edge of the reference clock. This pin is not required to be used by the MAC in MII or RMII because the PHY will automatically corrupt data on a receive error. Unused in RGMII and SGMII modes
RX_DV CRS_DV RX_CTRL	15	S, PD, O	Receive Data Valid: This pin indicates when valid data is presented on RX_D[3:0] for MII mode. Carrier Sense Data Valid: This pin combines carrier sense and data valid into an asynchronous signal. When CRS_DV is asserted, data is presented on RX_D[1:0] in RMII mode. To set Pin 15 as CRS_DV, set 0x0551=0x0010. RGMII Receive Control: Receive control combines receive data valid indication and receive error indication into a single signal. RX_DV is presented on the rising edge of RX_CLK and RX_ER is presented on the falling edge of RX_CLK. To set Pin 15 as RX_DV, set 0x0551=0x0000. Unused in SGMII mode
TX_CLK	28	PD, I, O	Transmit Clock: In MII mode, the transmit clock is a 25MHz output (50Ω Driver) and has constant phase referenced to the reference clock. In RGMII mode, this clock is sourced from the MAC layer to the PHY. A 25MHz clock must be provided (not required to have constant phase to the reference clock unless synchronous RGMII is enabled) Unused in RMII and SGMII modes
TX_EN TX_CTRL	29	PD, I	Transmit Enable: In MII mode, transmit enable is presented prior to the rising edge of the transmit clock. TX_EN indicates the presence of valid data inputs on TX_D[3:0]. In RMII mode, transmit enable is presented prior to the rising edge of the reference clock. TX_EN indicates the presence of valid data inputs on TX_D[1:0]. RGMII Transmit Control: Transmit control combines transmit enable and transmit error indication into a single signal. TX_EN is presented prior to the rising edge of TX_CLK; TX_ER is presented prior to the falling edge of TX_CLK. Unused in SGMII mode
TX_D3	30	PD, I	Transmit Data: In MII and RGMII modes, the transmit data nibble, TX_D[3:0], is received from the MAC prior to the rising edge of TX_CLK. In RMII mode, TX_D[1:0] is received from the MAC prior to the rising edge of the reference clock. TX_D[3:2] are not used in RMII mode. TX_M / TX_P: Differential SGMII Data Input. These pins receive data that is transmitted from the MAC to the PHY.
TX_D2	31		
TX_D1 TX_P	32		
TX_D0 TX_M	33		
SERIAL MANAGEMENT INTERFACE			
MDC	1	I	Management Data Clock: Synchronous clock to the MDIO serial management input and output data. This clock may be asynchronous to the MAC transmit and receive clocks. The maximum clock rate is 20MHz. There is no minimum clock rate.

表 5-1. Pin Functions (続き)

PIN		STATE ¹	DESCRIPTION
NAME ²	NO.		
MDIO	36	OD, IO	Management Data Input/Output: Bidirectional management data signal that may be sourced by the management station or the PHY. This pin requires a pullup resistor. In systems with multiple PHYs using same MDIO-MDC bus, a single pull-up resistor must be used on MDIO line. Recommended to use a resistor between 2.2k Ω and 9k Ω . MDIO/MDC Access is required to pass Open Alliance Compliance. See セクション 7.3.2

表 5-1. Pin Functions (続き)

PIN		STATE ¹	DESCRIPTION
NAME ²	NO.		
CONTROL INTERFACE			
INT	2	PU, OD, IO	Interrupt: Active-LOW output, which will be asserted LOW when an interrupt condition occurs. This pin has a weak internal pullup. Register access is necessary to enable various interrupt triggers. Once an interrupt event flag is set, register access is required to clear the interrupt event. This pin can be configured as an Active-HIGH output using register <i>0x0011</i> . Interrupt status from Reg 12-13 is recommended to be read only when INT_N is LOW. This pin can also operate as Power-Down control where asserting this pin low would put the PHY in power down mode and asserting high would put the PHY in normal mode. This feature can also be enabled via register <i>0x0011</i> .
RESET	3	PU, I	Reset: Active-LOW input, which initializes or reinitializes the PHY. Asserting this pin LOW for at least 1 μ s will force a reset process to occur. All internal registers will reinitialize to their default states as specified for each bit in the Register Maps section. All bootstrap pins are resampled upon deassertion of reset.
WAKE	8	PD, I/O	WAKE: Input/Outputpin which is Active-HIGH input by default. As input this pin wakes the PHY from TC-10 SLEEP. Asserting this pin HIGH at power-up will bring the PHY out of SLEEP. External 10k Ω pull down resistor can be used when implementing TC-10 circuit to prevent accidental wake-up. This pin can be directly tied to VSLEEP or it can be pulled to VSLEEP via a resistor to wake the device. This pin also supports wake forwarding feature where a WAKE pulse will be generated by the PHY which can be used for waking up other PHYs on the same system.
INH	10	O, OD	INH: Active-HIGH output. This pin will be Hi-Z when the PHY is in TC-10 SLEEP. This pin is HIGH for all other PHY states. External pull down resistor in the range of 2k Ω - 10k Ω must be used when implementing TC-10 circuit. If multiple devices are sharing INH pin, then a single pull down resistor must be used.
CLOCK INTERFACE			
XI	5	I	Reference Clock Input (RMII): Reference clock 50MHz CMOS-level oscillator in RMII Slave mode. Reference clock 25MHz crystal or oscillator in RMII Master mode. Reference Clock Input (Other MAC Interfaces): Reference clock 25MHz crystal or oscillator input. The device supports either an external crystal resonator connected across pins XI and XO, or an external CMOS-level oscillator connected to pin XI only and XO left floating. This pin can also accept clock input from other devices like Ethernet MAC or another Ethernet PHY in daisy-chain operations.
XO	4	O	Reference Clock Output: XO pin is used for crystal only. This pin must be left floating when a CMOS-level oscillator is connected to XI.
LED/GPIO INTERFACE			
LED_0 / GPIO_0	35	S, PD, IO	LED_0: Link Status LED. This pin can also be used as LED or clock output via Register selection.
LED_1 / GPIO_1	6	S, PD, IO	LED_1: Link Status and BLINK for TX/RX Activity. This pin can also be used as LED or clock output via Strap/ Register selection.
CLKOUT / GPIO_2	16	IO	Clock Output: 25MHz reference clock. This pin can also be used as LED or GPIO via Strap/Register selection. Program register<0x045F>=0x000F and register<0x0453>=0x0003 to disable switching on clkout pin
MEDIUM DEPENDENT INTERFACE			
TRD_M	13	IO	Differential Transmit and Receive: Bidirectional differential signaling configured for 100BASE-T1 operation, IEEE 802.3bw compliant.
TRD_P	12		
GROUND ESCAPE			
GND_ESC	17		Ground Escape: Optional ground escape pins. These pins can be connected to ground to optimize PCB layout. These pins are not substitute for power ground connection to DAP. DAP must always be connected to power ground. This pin can be left unconnected if not used.

表 5-1. Pin Functions (続き)

PIN		STATE ¹	DESCRIPTION
NAME ²	NO.		
GND_ESC	18		Ground Escape: Optional ground escape pins. These pins can be connected to ground to optimize PCB layout. These pins are not substitute for power ground connection to DAP. DAP must always be connected to power ground. This pin can be left unconnected if not used.
POWER CONNECTIONS			
VDDA	11	SUPPLY	Core Supply: 3.3V Recommend using 0.47μF and 0.01μF ceramic decoupling capacitors; optional ferrite bead can be used.
VDDIO	34	SUPPLY	IO Supply: 1.8V, 2.5V, or 3.3V Recommend using ferrite bead, 0.47μF and 0.01μF ceramic decoupling capacitors.
VDDMAC	22	SUPPLY	Optional MAC Interface Supply: 1.8V, 2.5V, or 3.3V Optional separate supply for MAC interface pins. This pin supplies power to the MAC interface pins and can be kept at a different voltage level as compared to other IO pins. Recommend using 0.47μF, and 0.01μF ceramic decoupling capacitors and ferrite bead. When separate VDDMAC is not required in the system then it must be connected to VDDIO. When connecting to VDDIO, 0.47μF on the VDDIO can be removed. 0.47μF must still be connected close to VDDMAC. In this case, one common ferrite bead can be used between VDDIO and VDDMAC.
VSLEEP	7	SUPPLY	VSLEEP Supply: 3.3V Recommend using 0.1μF ceramic decoupling capacitors.
GROUND	DAP	GROUND	Ground: This must always be connected to power ground.
DO NOT CONNECT			
DNC	19		DNC: Do not connect (leave floating)
DNC	20		DNC: Do not connect (leave floating)
RECOMMENDED FOR FUTURE EMC ENHANCEMENTS			
Pin 9	9		Connect to Pin 21 with 00hm resistor
Pin 21	21		Connect 2.2μF and 0.1μF ceramic capacitors from Pin 21 to GND

- Pin Type:
I = Input
O = Output
IO = Input/Output
OD = Open Drain
PD = Internal pulldown
PU = Internal pullup
S = Bootstrap configuration pin (all configuration pins have weak internal pullups or pulldowns)
- When pins are unused, follow the recommended connection requirements provided in the table above. If pins do not have required termination, they may be left floating.

表 5-2. Pin Domain

PIN NO	PIN NAME	VOLTAGE DOMAIN
1	MDC	VDDIO
2	INT_N	VDDIO
3	RESET_N	VDDIO
4	XO	VDDIO
5	XI	VDDIO
6	LED_1/GPIO_1	VDDIO
8	WAKE	VSLEEP
10	INH	VSLEEP
12	TRD_P	VDDA
13	TRD_M	VDDA
14	RX_ER	VDDMAC
15	RX_DV/CRS_DV/RX_CTRL	VDDMAC
16	CLKOUT/GPIO_2	VDDMAC
23	RX_D3/RX_M	VDDMAC
24	RX_D2/RX_P	VDDMAC
25	RX_D1	VDDMAC
26	RX_D0	VDDMAC
27	RX_CLK	VDDMAC
28	TX_CLK	VDDMAC
29	TX_EN/TX_CTRL	VDDMAC
30	TX_D3	VDDMAC
31	TX_D2	VDDMAC
32	TX_D1/TX_P	VDDMAC
33	TX_D0/TX_M	VDDMAC
35	LED_0/GPIO_0	VDDIO
36	MDIO	VDDIO

表 5-3. Pin States - POWER-UP / RESET

PIN NO	PIN NAME	POWER-UP / RESET		
		PIN STATE ⁽¹⁾	PULL TYPE	PULL VALUE (kΩ)
1	MDC	I	none	none
2	INT	I	PU	9
3	RESET	I	PU	9
4	XO	O	none	none
5	XI	I	none	none
6	LED_1	I	PD	9
7	VSLEEP	SUPPLY	none	none
8	WAKE	I/O	PD	455
9	NC	FLOAT	none	none
10	INH	OD, O	none	none
11	VDDA	SUPPLY	none	none
12	TRD_P	IO	none	none
13	TRD_M	IO	none	none
14	RX_ER	I	PD	6
15	RX_DV	I	PD	6
16	CLKOUT	O	none	none
17	GND_ESC	FLOAT	none	none
18	GND_ESC	I	PD	50
19	DNC	FLOAT	none	none
20	DNC	FLOAT	none	none
21	NC	FLOAT	none	none
22	VDDMAC	SUPPLY	none	none
23	RX_D3	I	PD	9
24	RX_D2	I	PD	9
25	RX_D1	I	PD	9
26	RX_D0	I	PD	9
27	RX_CLK	I	PD	9
28	TX_CLK	I	none	none
29	TX_EN	I	none	none
30	TX_D3	I	none	none
31	TX_D2	I	none	none
32	TX_D1	I	none	none
33	TX_D0	I	none	none
34	VDDIO	SUPPLY	none	none
35	LED_0	I	PD	9
36	MDIO	OD, IO	none	none

表 5-4. Pin States - TC10 SLEEP

PIN NO	PIN NAME	TC10 SLEEP (All Supplies On)		
		PIN STATE ⁽¹⁾	PULL TYPE	PULL VALUE (kΩ)
1	MDC	I	none	none
2	INT	I	PU	9
3	RESET	I	PU	9
4	XO	O	none	none
5	XI	I	none	none
6	LED_1 ¹	I	PD	9
7	VSLEEP	SUPPLY	none	none
8	WAKE	I/O	PD	455
9	DNC	FLOAT	none	none
10	INH	OD, O	none	none
11	VDDA	SUPPLY	none	none
12	TRD_P	IO	none	none
13	TRD_M	IO	none	none
14	RX_ER	I	PD	6
15	RX_DV	I	PD	6
16	CLKOUT ²	O	none	none
17	GND_ESC	FLOAT	none	none
18	GND_ESC	I	PD	50
19	DNC	FLOAT	none	none
20	DNC	FLOAT	none	none
21	DNC	FLOAT	none	none
22	VDDMAC	SUPPLY	none	none
23	RX_D3	I	PD	9
24	RX_D2	I	PD	9
25	RX_D1	I	PD	9
26	RX_D0	I	PD	9
27	RX_CLK	I	PD	9
28	TX_CLK	I	none	none
29	TX_EN	I	none	none
30	TX_D3	I	none	none
31	TX_D2	I	none	none
32	TX_D1	I	none	none
33	TX_D0	I	none	none
34	VDDIO	SUPPLY	none	none
35	LED_0	I	PD	9
36	MDIO	OD, IO	none	none

1. If LED_1 is configured as CLKOUT, the TC10 Sleep IO state becomes: Output with no pull resistors
2. If CLKOUT is configured as LED_1, the TC10 Sleep IO state becomes: Input, 9kΩ pull down

表 5-5. Pin States - MAC ISOLATE and IEEE PWDN

PIN NO	PIN NAME	MAC ISOLATE			IEEE PWDN		
		PIN STATE ⁽¹⁾	PULL TYPE	PULL VALUE (kΩ)	PIN STATE ⁽¹⁾	PULL TYPE	PULL VALUE (kΩ)
1	MDC	I	none	none	I	none	none
2	INT	OD, O	PU	9	OD, O	PU	9
3	RESET	I	PU	9	I	PU	9
4	XO	O	none	none	O	none	none
5	XI	I	none	none	I	none	none
6	LED_1	O	none	none	O	none	none
7	VSLEEP	SUPPLY	none	none	SUPPLY	none	none
8	WAKE	IO	PD	455	IO	PD	455
9	NC	FLOAT	none	none	FLOAT	none	none
10	INH	OD, O	none	none	OD, O	none	none
11	VDDA	SUPPLY	none	none	SUPPLY	none	none
12	TRD_P	IO	none	none	IO	none	none
13	TRD_M	IO	none	none	IO	none	none
14	RX_ER	I	PD	6	I	PD	6
15	RX_DV	I	PD	6	O	none	none
16	CLKOUT	O	none	none	O	none	none
17	GND_ESC	FLOAT	none	none	FLOAT	none	none
18	GND_ESC	FLOAT	none	none	FLOAT	none	none
19	DNC	FLOAT	none	none	FLOAT	none	none
20	DNC	FLOAT	none	none	FLOAT	none	none
21	DNC	FLOAT	none	none	FLOAT	none	none
22	VDDMAC	SUPPLY	none	none	SUPPLY	none	none
23	RX_D3	I	PD	9	O	none	none
24	RX_D2	I	PD	9	O	none	none
25	RX_D1	I	PD	9	O	none	none
26	RX_D0	I	PD	9	O	none	none
27	RX_CLK	I	PD	9	O	none	none
28	TX_CLK	I	PD	9	I	none	none
29	TX_EN	I	PD	9	I	none	none
30	TX_D3	I	PD	9	I	none	none
31	TX_D2	I	PD	9	I	none	none
32	TX_D1	I	PD	9	I	none	none
33	TX_D0	I	PD	9	I	none	none
34	VDDIO	SUPPLY	none	none	SUPPLY	none	none
35	LED_0	O	none	none	O	none	none
36	MDIO	OD, IO	none	none	OD, IO	none	none

表 5-6. Pin States - MII and RGMII

PIN NO	PIN NAME	MII			RGMII		
		PIN STATE ⁽¹⁾	PULL TYPE	PULL VALUE (kΩ)	PIN STATE ⁽¹⁾	PULL TYPE	PULL VALUE (kΩ)
1	MDC	I	none	none	I	none	none
2	INT	OD, O	PU	9	OD, O	PU	9
3	RESET	I	PU	9	I	PU	9
4	XO	O	none	none	O	none	none
5	XI	I	none	none	I	none	none
6	LED_1	O	none	none	O	none	none
7	VSLEEP	SUPPLY	none	none	SUPPLY	none	none
8	WAKE	IO	PD	455	IO	PD	455
9	NC	FLOAT	none	none	FLOAT	none	none
10	INH	OD, O	none	none	OD, O	none	none
11	VDDA	SUPPLY	none	none	SUPPLY	none	none
12	TRD_P	IO	none	none	IO	none	none
13	TRD_M	IO	none	none	IO	none	none
14	RX_ER	O	none	none	I	PD	6
15	RX_DV	O	none	none	O	none	none
16	CLKOUT	O	none	none	O	none	none
17	GND_ESC	FLOAT	none	none	FLOAT	none	none
18	GND_ESC	FLOAT	none	none	FLOAT	none	none
19	DNC	FLOAT	none	none	FLOAT	none	none
20	DNC	FLOAT	none	none	FLOAT	none	none
21	DNC	FLOAT	none	none	FLOAT	none	none
22	VDDMAC	SUPPLY	none	none	SUPPLY	none	none
23	RX_D3	O	none	none	O	none	none
24	RX_D2	O	none	none	O	none	none
25	RX_D1	O	none	none	O	none	none
26	RX_D0	O	none	none	O	none	none
27	RX_CLK	O	none	none	O	none	none
28	TX_CLK	O	none	none	I	none	none
29	TX_EN	I	none	none	I	none	none
30	TX_D3	I	none	none	I	none	none
31	TX_D2	I	none	none	I	none	none
32	TX_D1	I	none	none	I	none	none
33	TX_D0	I	none	none	I	none	none
34	VDDIO	SUPPLY	none	none	SUPPLY	none	none
35	LED_0	O	none	none	O	none	none
36	MDIO	OD, IO	none	none	OD, IO	none	none

表 5-7. Pin States - RMII MASTER and RMII SLAVE

PIN NO	PIN NAME	RMII MASTER			RMII SLAVE		
		PIN STATE ⁽¹⁾	PULL TYPE	PULL VALUE (kΩ)	PIN STATE ⁽¹⁾	PULL TYPE	PULL VALUE (kΩ)
1	MDC	I	none	none	I	none	none
2	INT	OD, O	PU	9	OD, O	PU	9
3	RESET	I	PU	9	I	PU	9
4	XO	O	none	none	O	none	none
5	XI	I	none	none	I	none	none
6	LED_1	O	none	none	O	none	none
7	VSLEEP	SUPPLY	none	none	SUPPLY	none	none
8	WAKE	IO	PD	455	IO	PD	455
9	NC	FLOAT	none	none	FLOAT	none	none
10	INH	OD, O	none	none	OD, O	none	none
11	VDDA	SUPPLY	none	none	SUPPLY	none	none
12	TRD_P	IO	none	none	IO	none	none
13	TRD_M	IO	none	none	IO	none	none
14	RX_ER	O	none	none	O	none	none
15	RX_DV	O	none	none	O	none	none
16	CLKOUT	O	none	none	O	none	none
17	GND_ESC	FLOAT	none	none	FLOAT	none	none
18	GND_ESC	FLOAT	none	none	FLOAT	none	none
19	DNC	FLOAT	none	none	FLOAT	none	none
20	DNC	FLOAT	none	none	FLOAT	none	none
21	DNC	FLOAT	none	none	FLOAT	none	none
22	VDDMAC	SUPPLY	none	none	SUPPLY	none	none
23	RX_D3	O, 50MHz	none	none	I	PD	9
24	RX_D2	I	PD	9	I	PD	9
25	RX_D1	O	none	none	O	none	none
26	RX_D0	O	none	none	O	none	none
27	RX_CLK	I	PD	9	I	PD	9
28	TX_CLK	I	none	none	I	none	none
29	TX_EN	I	none	none	I	none	none
30	TX_D3	I	none	none	I	none	none
31	TX_D2	I	none	none	I	none	none
32	TX_D1	I	none	none	I	none	none
33	TX_D0	I	none	none	I	none	none
34	VDDIO	SUPPLY	none	none	SUPPLY	none	none
35	LED_0	O	none	none	O	none	none
36	MDIO	OD, IO	none	none	OD, IO	none	none

表 5-8. Pin States - SGMII

PIN NO	PIN NAME	SGMII		
		PIN STATE ⁽¹⁾	PULL TYPE	PULL VALUE (kΩ)
1	MDC	I	none	none
2	INT	OD, O	PU	9
3	RESET	I	PU	9
4	XO	O	none	none
5	XI	I	none	none
6	LED_1	O	none	none
7	VSLEEP	SUPPLY	none	none
8	WAKE	IO	PD	455
9	NC	FLOAT	none	none
10	INH	OD, O	none	none
11	VDDA	SUPPLY	none	none
12	TRD_P	IO	none	none
13	TRD_M	IO	none	none
14	RX_ER	I	PD	6
15	RX_DV	I	PD	6
16	CLKOUT	O	none	none
17	GND_ESC	FLOAT	none	none
18	GND_ESC	FLOAT	none	none
19	DNC	FLOAT	none	none
20	DNC	FLOAT	none	none
21	DNC	FLOAT	none	none
22	VDDMAC	SUPPLY	none	none
23	RX_D3	O	none	none
24	RX_D2	O	none	none
25	RX_D1	I	PD	9
26	RX_D0	I	PD	9
27	RX_CLK	I	PD	9
28	TX_CLK	I	none	none
29	TX_EN	I	none	none
30	TX_D3	I	none	none
31	TX_D2	I	none	none
32	TX_D1	I	none	none
33	TX_D0	I	none	none
34	VDDIO	SUPPLY	none	none
35	LED_0	O	none	none
36	MDIO	OD, IO	none	none

- (1) Type: I = Input
O = Output
IO = Input/Output
OD = Open Drain
PD = Internal pulldown
PU = Internal pullup

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	TYP	MAX	UNIT
Input Voltage	VDDA	−0.3		4	V
Input Voltage	VDDIO/VDDMAC (3.3V)	−0.3		4	V
Input Voltage	VDDIO/VDDMAC (2.5V)	−0.3		4	V
Input Voltage	VDDIO/VDDMAC (1.8V)	−0.3		4	V
Input Voltage	VSLEEP	−0.3		4	V
Pins	MDI	−0.3		4	V
Pins	MAC interface	−0.3	VDDMAC + 0.3		V
Pins	MDIO, MDC, GPIO, XI, XO, INT, RESET, CLKOUT	−0.3	VDDIO + 0.3		V
Pins	WAKE, INH	−0.3	VSLEEP + 0.3		V
DC Output Voltage	All Pins	−0.3		4	V
T _J	Junction Temperature			150	°C
T _{stg}	Storage temperature	−65		150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
			TRD_N, TRD_P pins	
		Charged device model (CDM), per AEC Q100-011	±8000	
			Corner pins	
			Other pins	
		IEC 61000-4-2 contact discharge	±750	
			TRD_N, TRD_P pins	±8000

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
VDDIO / VDDMAC	IO Supply Voltage, 1.8V operation	1.62	1.8	1.98	V
	IO Supply Voltage, 2.5V operation	2.25	2.5	2.75	
	IO Supply Voltage, 3.3V operation	2.97	3.3	3.63	
VDDA	Core Supply Voltage, 3.3V	2.97	3.3	3.63	V
VSLEEP	Sleep Supply Voltage, 3.3V	2.97	3.3	3.63	V
T _A	Ambient temperature	−40		125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		DP83TC812	UNIT
		RHA (VQFN)	
		36 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	36.7	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	27.0	°C/W
R _{θJB}	Junction-to-board thermal resistance	17.5	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	0.7	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	17.5	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	6.7	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
100BASE-T1 PMA CONFORMANCE						
V _{OD-MDI}	Output Differential Voltage	R _{L(diff)} = 100Ω			2.2	V
R _{MDI-Diff}	Integrated Differential Output Termination	TRD_P and TRD_M		100		Ω
BOOTSTRAP DC CHARACTERISTICS (2 Level)						
V _{MODE1}	Mode 1 Strap Voltage Range	VDDIO = 3.3V ±10%, 2-level strap	0		0.8	V
V _{MODE2}	Mode 2 Strap Voltage Range	VDDIO = 3.3V ±10%, 2-level strap	2		VDDIO	V
V _{MODE1}	Mode 1 Strap Voltage Range	VDDIO = 2.5V ±10%, 2-level strap	0		0.7	V
V _{MODE2}	Mode 2 Strap Voltage Range	VDDIO = 2.5V ±10%, 2-level strap	1.5		VDDIO	V
V _{MODE1}	Mode 1 Strap Voltage Range	VDDIO = 1.8V ±10%, 2-level strap	0		0.35 x VDDIO	V
V _{MODE2}	Mode 2 Strap Voltage Range	VDDIO = 1.8V ±10%, 2-level strap	0.65 x VDDIO		VDDIO	V
BOOTSTRAP DC CHARACTERISTICS (3 Level)						
V _{MODE1}	Mode 1 Strap Voltage Range	VDDIO = 3.3V ±10%, 3-level strap	0		0.18 x VDDIO	V
V _{MODE2}	Mode 2 Strap Voltage Range	VDDIO = 3.3V ±10%, 3-level strap	0.22 x VDDIO		0.42 x VDDIO	V
V _{MODE3}	Mode 3 Strap Voltage Range	VDDIO = 3.3V ±10%, 3-level strap	0.46 x VDDIO		VDDIO	V
V _{MODE1}	Mode 1 Strap Voltage Range	VDDIO = 2.5V ±10%, 3-level strap	0		0.19 x VDDIO	V
V _{MODE2}	Mode 2 Strap Voltage Range	VDDIO = 2.5V ±10%, 3-level strap	0.27 x VDDIO		0.41 x VDDIO	V
V _{MODE3}	Mode 3 Strap Voltage Range	VDDIO = 2.5V ±10%, 3-level strap	0.58 x VDDIO		VDDIO	V
V _{MODE1}	Mode 1 Strap Voltage Range	VDDIO = 1.8V ±10%, 3-level strap	0		0.35 x VDDIO	V
V _{MODE2}	Mode 2 Strap Voltage Range	VDDIO = 1.8V ±10%, 3-level strap	0.40 x VDDIO		0.75 x VDDIO	V

6.5 Electrical Characteristics (続き)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{MODE3}	Mode 3 Strap Voltage Range	VDDIO = 1.8V ±10%, 3-level strap	0.84 x VDDIO		VDDIO	V
IO CHARACTERISTICS						
V _{IH}	High Level Input Voltage	VDDIO = 3.3V ±10%	2			V
V _{IL}	Low Level Input Voltage	VDDIO = 3.3V ±10%			0.8	V
V _{OH}	High Level Output Voltage	I _{OH} = -2mA, VDDIO = 3.3V ±10%	2.4			V
V _{OL}	Low Level Output Voltage	I _{OL} = 2mA, VDDIO = 3.3V ±10%			0.4	V
V _{IH}	High Level Input Voltage	VDDIO = 2.5V ±10%	1.7			V
V _{IL}	Low Level Input Voltage	VDDIO = 2.5V ±10%			0.7	V
V _{OH}	High Level Output Voltage	I _{OH} = -2mA, VDDIO = 2.5V ±10%	2			V
V _{OL}	Low Level Output Voltage	I _{OL} = 2mA, VDDIO = 2.5V ±10%			0.4	V
V _{IH}	High Level Input Voltage	VDDIO = 1.8V ±10%	0.65*VDDIO			V
V _{IL}	Low Level Input Voltage	VDDIO = 1.8V ±10%		0.35*VDDIO		V
V _{OH}	High Level Output Voltage	I _{OH} = -2mA, VDDIO = 1.8V ±10%	VDDIO-0.45			V
V _{OL}	Low Level Output Voltage	I _{OL} = 2mA, VDDIO = 1.8V ±10%			0.45	V
I _{IH}	Input High Current ⁽¹⁾	T _A = -40°C to 125°C, VIN=VDDIO, All pins except XI and WAKE	-10		10	μA
I _{IH-XI}	Input High Current ⁽²⁾	T _A = -40°C to 125°C, VIN=VDDIO, XI pin	-15		15	μA
I _{IL-XI}	Input Low Current ⁽¹⁾	T _A = -40°C to 125°C, VIN=GND, XI pin	-15		15	μA
I _{IL}	Input Low Current ⁽¹⁾	T _A = -40°C to 125°C, VIN=GND, All pins except XI pin	-10		10	μA
I _{ozh}	Tri-state Output High Current	T _A = -40°C to 125°C, VIN=VDDIO, For pins RX_D[3:0], RX_CLK, MDIO, INT_N and XO	-10		10	μA
I _{ozh}	Tri-state Output High Current	T _A = -40°C to 125°C, VIN=VDDIO, For pins RX_CTRL and RX_ER	-52		52	μA
I _{ozl}	Tri-state Output Low Current ⁽²⁾	T _A = -40°C to 125°C, VOUT=GND	-10		10	μA
R _{pulldn}	Internal Pull Down Resistor	RX_D[3:0], RX_CLK, LED_0, LED_1	6.2	8.4	10.7	kΩ
R _{pulldn}	Internal Pull Down Resistor	RX_CTRL, RX_ER	4.725	5.8	7.2	kΩ
R _{pulldn}	Internal Pull Down Resistor	WAKE		455		kΩ
R _{pullup}	Internal Pull Up Resistor	INT, RESET	6.3	9	11.2	kΩ
XI V _{IH}	High Level Input Voltage		1.3		VDDIO	V
XI V _{IL}	Low Level Input Voltage				0.5	V

6.5 Electrical Characteristics (続き)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
C _{IN}	Input Capacitance XI			1		pF
C _{IN}	Input Capacitance INPUT PINS			5		pF
C _{OUT}	Output Capacitance XO			1		pF
C _{OUT}	Output Capacitance OUTPUT PINS			5		pF
R _{series}	Integrated MAC Series Termination Resistor	RX_D[3:0], RX_ER, RX_DV, RX_CLK	35	50	65	Ω
POWER CONSUMPTION						
I(3V3)	MII	-40°C to 125°C		57	63	mA
I(3V3)	RMII	-40°C to 125°C		57	63	mA
I(3V3)	RGMII	-40°C to 125°C		57	63	mA
I(3V3)	SGMII	-40°C to 125°C		81	95	mA
I(VDDIO=3.3V)	MII	-40°C to 125°C, VDDIO = VDDMAC		19	24	mA
I(VDDIO=3.3V)	RMII	-40°C to 125°C, VDDIO = VDDMAC		18	23	mA
I(VDDIO=3.3V)	RGMII	-40°C to 125°C, VDDIO = VDDMAC		13	21	mA
I(VDDIO=3.3V)	SGMII	-40°C to 125°C, VDDIO = VDDMAC		7	12	mA
I(VDDIO=2.5V)	MII	-40°C to 125°C, VDDIO = VDDMAC		12	18	mA
I(VDDIO=2.5V)	RMII	-40°C to 125°C, VDDIO = VDDMAC		12	17	mA
I(VDDIO=2.5V)	RGMII	-40°C to 125°C, VDDIO = VDDMAC		12	16	mA
I(VDDIO=2.5V)	SGMII	-40°C to 125°C, VDDIO = VDDMAC		6	9	mA
I(VDDIO=1.8V)	MII	-40°C to 125°C, VDDIO = VDDMAC		9	13	mA
I(VDDIO=1.8V)	RMII	-40°C to 125°C, VDDIO = VDDMAC		9	13	mA
I(VDDIO=1.8V)	RGMII	-40°C to 125°C, VDDIO = VDDMAC		9	12	mA
I(VDDIO=1.8V)	SGMII	-40°C to 125°C, VDDIO = VDDMAC		4	6	mA
POWER CONSUMPTION (LOW POWER MODE)						
I(VDDA3V3)	IEEE Power Down	-40°C to 125°C, All interfaces		8	22	mA
I(VDDA3V3)	TC-10 Sleep	-40°C to 125°C, All interfaces		30	50	mA
I(VDDA3V3)	RESET	-40°C to 125°C, All interfaces		9	23	mA
I(VDDA3V3)	Standby	-40°C to 125°C, MII		15	33	mA
I(VDDA3V3)	Standby	-40°C to 125°C, RMII		15	30	mA
I(VDDA3V3)	Standby	-40°C to 125°C, RGMII		15	30	mA
I(VDDA3V3)	Standby	-40°C to 125°C, SGMII		15	30	mA
I(VDDIO=3.3V)	IEEE Power Down	-40°C to 125°C, All interfaces, VDDIO=VDDMAC		15	23	mA
I(VDDIO=3.3V)	TC-10 Sleep	-40°C to 125°C, All interfaces, VDDIO=VDDMAC		15	23	mA
I(VDDIO=3.3V)	RESET	-40°C to 125°C, All interfaces, VDDIO=VDDMAC		15	23	mA
I(VDDIO=3.3V)	Standby	-40°C to 125°C, MII, VDDIO=VDDMAC		19	25	mA
I(VDDIO=3.3V)	Standby	-40°C to 125°C, RMII, VDDIO=VDDMAC		16	20	mA
I(VDDIO=3.3V)	Standby	-40°C to 125°C, RGMII, VDDIO=VDDMAC		14	20	mA
I(VDDIO=3.3V)	Standby	-40°C to 125°C, SGMII, VDDIO=VDDMAC		14	16	mA
I(VDDIO=2.5V)	IEEE Power Down	-40°C to 125°C, All interfaces, VDDIO=VDDMAC		10	16	mA

6.5 Electrical Characteristics (続き)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I(VDDIO=2.5V)	TC-10 Sleep	-40°C to 125°C, All interfaces, VDDIO=VDDMAC		10	16	mA
I(VDDIO=2.5V)	RESET	-40°C to 125°C, All interfaces, VDDIO=VDDMAC		10	16	mA
I(VDDIO=2.5V)	Standby	-40°C to 125°C, MII, VDDIO=VDDMAC		14	18	mA
I(VDDIO=2.5V)	Standby	-40°C to 125°C, RMII, VDDIO=VDDMAC		11	14	mA
I(VDDIO=2.5V)	Standby	-40°C to 125°C, RGMII, VDDIO=VDDMAC		9	14	mA
I(VDDIO=2.5V)	Standby	-40°C to 125°C, SGMII, VDDIO=VDDMAC		9	14	mA
I(VDDIO=1.8V)	IEEE Power Down	-40°C to 125°C, All interfaces, VDDIO=VDDMAC		7	11	mA
I(VDDIO=1.8V)	TC-10 Sleep	-40°C to 125°C, All interfaces, VDDIO=VDDMAC		7	11	mA
I(VDDIO=1.8V)	RESET	-40°C to 125°C, All interfaces, VDDIO=VDDMAC		7	11	mA
I(VDDIO=1.8V)	Standby	-40°C to 125°C, MII, VDDIO=VDDMAC		10	12	mA
I(VDDIO=1.8V)	Standby	-40°C to 125°C, RMII, VDDIO=VDDMAC		7	11	mA
I(VDDIO=1.8V)	Standby	-40°C to 125°C, RGMII, VDDIO=VDDMAC		6	11	mA
I(VDDIO=1.8V)	Standby	-40°C to 125°C, SGMII, VDDIO=VDDMAC		6	11	mA
I(VSLEEP)	TC-10 Sleep	-40°C to 125°C, All interfaces, All other supplies are off		7	18	μA
SGMII Input						
V _{IDTH}	Input differential voltage tolerance	SI_P and SI_N, AC coupled	0.1			V
R _{IN-DIFF}	Receiver differential input impedance (DC)		80		120	ohm
SGMII Output						
	Clock signal duty cycle	SO_P and SO_N, AC coupled, 0101010101 pattern	48		52	%
	Output Differential Voltage	SO_P and SO_N, AC coupled	150		400	mV
Voltage Sensor						
VDDA	VDDA Sensor Range	-40°C to +125°C	2.7	3.3	4	V
	VDDA Sensor Resolution (LSB)	-40°C to +125°C		8.8		mV
	VDDA Sensor Accuracy (voltage and temperature variation on single part)	-40°C to +125°C	-120		120	mV
	VDDA Sensor Accuracy (part-part variation)	-40°C to +125°C	-50		50	mV

6.5 Electrical Characteristics (続き)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VDDIO / VDDMAC	VDDIO / VDDMAC Sensor Range	-40°C to +125°C	1.44		3.9	V
	VDDIO / VDDMAC Sensor Resolution (LSB)	-40°C to +125°C		16		mV
	VDDIO / VDDMAC Sensor Accuracy (voltage and temperature variation on single part)	-40°C to +125°C	-144		144	mV
	VDDIO / VDDMAC Sensor Accuracy (part-part variation)	-40°C to +125°C	-85		85	mV
VSLEEP	VSLEEP Sensor Range	-40°C to +125°C	2.7	3.3	4	V
	VSLEEP Sensor Resolution (LSB)	-40°C to +125°C		8.8		mV
	VSLEEP Sensor Accuracy (voltage and temperature variation on single part)	-40°C to +125°C	-120		120	mV
	VSLEEP Sensor Accuracy (part-part variation)	-40°C to +125°C	-50		50	mV

- (1) For pins: MDC, TX_CLK, TX_CTRL, TX_D[3:0], and RESET_N
(2) For pins: RX_D[3:0], RX_CLK, RX_CTRL, MDIO, INT_N, and XO.

6.6 Timing Requirements

PARAMETER		TEST CONDITIONS	MIN	NOM	MAX	UNIT
MII TIMING						
T1.1	TX_CLK High / Low Time		16	20	24	ns
T1.2	TX_D[3:0], TX_ER, TX_EN Setup to TX_CLK		10			ns
T1.3	TX_D[3:0], TX_ER, TX_EN Hold from TX_CLK		0			ns
T2.1	RX_CLK High / Low Time		16	20	24	ns
T2.2	RX_D[3:0], RX_ER, RX_DV Delay from RX_CLK rising		10		30	ns
RMII MASTER TIMING						
T3.1	RMII Master Clock Period			20		ns
	RMII Master Clock Duty Cycle		35		65	%
T3.2	TX_D[1:0], TX_ER, TX_EN Setup to RMII Master Clock		4			ns
T3.3	TX_D[1:0], TX_ER, TX_EN Hold from RMII Master Clock		2			ns
T3.4	RX_D[1:0], RX_ER, CRS_DV Delay from RMII Master Clock rising edge		4	10	14	ns
RMII SLAVE TIMING						
T3.1	Input Reference Clock Period			20		ns
	Reference Clock Duty Cycle		35		65	%
T3.2	TX_D[1:0], TX_ER, TX_EN Setup to XI Clock rising		4			ns
T3.3	TX_D[1:0], TX_ER, TX_EN Hold from XI Clock rising		2			ns
T3.4	RX_D[1:0], RX_ER, CRS_DV Delay from XI Clock rising		4		14	ns
RGMII INPUT TIMING						
T _{cyc}	Clock Cycle Duration	TX_CLK	36	40	44	ns
T _{setup(alig n)}	TX_D[3:0], TX_CTRL Setup to TX_CLK (Align Mode)		1	2		ns
T _{hold(align)}	TX_D[3:0], TX_CTRL Hold from TX_CLK (Align Mode)		1	2		ns
RGMII OUTPUT TIMING						
T _{skew(align)}	RX_D[3:0], RX_CTRL Delay from RX_CLK (Align Mode Enabled)	On PHY Pins	-750		750	ps
T _{setup(shift)}	RX_D[3:0], RX_CTRL Delay from RX_CLK (Shift Mode Enabled, default)	On PHY Pins	2			ns
T _{cyc}	Clock Cycle Duration	RX_CLK	36	40	44	ns
Duty_G	Duty Cycle	RX_CLK	45	50	55	%
Tr/Tf	Rise / Fall Time (20% to 80%)	C _{LOAD} = 5pF			1.2	ns
SMI TIMING						
T4.1	MDC to MDIO (Output) Delay Time	25pF load capacitance	0		40	ns
T4.2	MDIO (Input) to MDC Setup Time		10			ns
T4.3	MDIO (Input) to MDC Hold Time		10			ns
	MDC Frequency			2.5	20	MHz
POWER-UP TIMING						
T5.1	Supply ramp time: For all supplies ⁽¹⁾		0.2		8	ms
T5.3	XTAL Startup / Settling: Powerup to XI good/stabilized			0.35		ms
T5.4	Oscillator stabilization time from power up				10	ms
	Last Supply power up To Reset Release				10	ms
T5.5	Post power-up to SMI ready: Post Power-up wait time required before MDC preamble can be sent for register access		10			ms

6.6 Timing Requirements (続き)

PARAMETER		TEST CONDITIONS	MIN	NOM	MAX	UNIT
T5.6	Power-up to Strap latch-in				10	ms
T5.7	CLKOUT Startup/Settling: Powerup to CLKOUT good/stabilized				10	ms
T5.8	Power-up to idle stream				10	ms
RESET TIMING (RESET_N)						
T6.1	Reset Pulse Width: Minimum Reset pulse width to be able to reset		720			ns
T6.2	Reset to SMI ready: Post reset wait time required before MDC preamble can be sent for register access		1			ms
T6.3	Reset to Strap latch-in: Hardware configuration pins transition to output drivers			40		μs
T6.4	Reset to idle stream				1800	μs
WAKE REQUEST AND WAKE PULSE TIMING						
T7.1	Local Wake-Up Pulse Duration		40			μs
T7.2	Local Wake-Up to INH Transition				40	μs
T7.3	Energy-detect-based Wake-Up Pulse Duration				0.7	ms
T7.4	Energy-detect-based Wake-Up to INH Transition				0.7	ms
T7.5	Energy-detect-based Wake-Up to WAKE forwarding pulse				1.4	ms
TRANSMIT LATENCY TIMING						
	MII Rising edge TX_CLK with assertion TX_EN to SSD symbol on MD		205		233	ns
	Slave RMII Rising edge XI clock with assertion TX_EN to SSD symbol on MDI		374		409	ns
	Master RMII Rising edge clock with assertion TX_EN to SSD symbol on MDI		382		408	ns
	RGMII Rising edge TX_CLK with assertion TX_CTRL to SSD symbol on MDI		370		390	ns
	First symbol of SGMII to SSD symbol on MDI		420		456	ns
RECEIVE LATENCY TIMING						
	SSD symbol on MDI to MII Rising edge of RX_CLK with assertion of RX_DV		467		491	ns
	SSD symbol on MDI to Slave RMII Rising edge of XI clock with assertion of CRS_DV		527		574	ns
	SSD symbol on MDI to Master RMII Rising edge of Master clock with assertion of CRS_DV		521		557	ns
	SSD symbol on MDI to Rising edge of RGMII RX_CLK with assertion of RX_CTRL		484		511	ns
	SSD symbol on MDI to first symbol of SGMII		708		788	ns
25MHz OSCILLATOR REQUIREMENTS						
	Frequency Tolerance		-100		+100	ppm
	Rise / Fall Time (10%-90%)				8	ns
	Jitter Tolerance (RMS)				25	ps
	XI Duty Cycle in external clock mode		40		60	%
50MHz OSCILLATOR REQUIREMENTS						
	Frequency			50		MHz
	Frequency Tolerance and Stability Over temperature and aging		-100		100	ppm
	Rise / Fall Time (10% - 90%)				4	ns
	Duty Cycle		35		65	%

6.6 Timing Requirements (続き)

PARAMETER		TEST CONDITIONS	MIN	NOM	MAX	UNIT
25MHz CRYSTAL REQUIREMENTS						
	Frequency			25		MHz
	Frequency Tolerance and Stability Over temperature and aging		-100		100	ppm
	Equivalent Series Resistance				100	Ω
OUTPUT CLOCK TIMING (25MHz)						
	Frequency (PPM)		-100		100	-
	Duty Cycle		40		60	%
	Rise Time				5000	ps
	Fall Time				5000	ps
	Jitter (Short Term)				1000	ps
	Frequency			25		MHz

- (1) For supplies with ramp rate longer than 8ms, a RESET pulse will be required after the last supply becomes stable.

6.7 Timing Diagrams




図 6-1. MII Timing




図 6-2. RMII Transmit and Receive Timing




図 6-3. RGMII Transmit Timing




図 6-4. RGMII Receive Timing (Internal Delay Enabled)




図 6-5. RGMII Receive Timing (Internal Delay Disabled)




図 6-6. Serial Management Timing




図 6-7. Power-Up Timing




図 6-8. Reset Timing





図 6-9. WAKE Timing

6.8 Typical Characteristics




図 6-10. LED pins VOL (2.5V)




図 6-11. LED pins VOH (2.5V)

6.8 Typical Characteristics (continued)




図 6-12. LED pins VOL (3.3V)




図 6-13. LED pins VOH (3.3V)

7 Detailed Description

7.1 Overview

The DP83TC812S-Q1 is a 100BASE-T1 automotive Ethernet Physical Layer transceiver. It is IEEE 802.3bw compliant and AEC-Q100 qualified for automotive applications. The DP83TC812S-Q1 is interoperable with both BroadR-Reach PHYs and 100BASE-T1 PHYs.

The DP83TC812S-Q1 also supports Open Alliance TC-10 low power mode for additional power savings. The PHY supports WAKE and INH pins for implementing TC-10 functionality in the system.

This device is specifically designed to operate at 100-Mbps speed while meeting stringent automotive EMC limits. The DP83TC812S-Q1 transmits PAM3 ternary symbols at 66.667MHz over unshielded single twisted-pair cable. It is application flexible; supporting MII, RMII, RGMII, and SGMII in a single 36-pin VQFN wettable flank package.

There is an extensive Diagnostic Tool Kit within the DP83TC812S-Q1 for both in-system use as well as debug, compliance and system prototyping for bring-up. The DP83TC812S-Q1 can meet IEC61000-4-2 Level 4 electrostatic discharge limits and it also includes an on-chip ESD sensor for detecting ESD events in real-time.

7.2 Functional Block Diagram




図 7-1. DP83TC812S-Q1

7.3 Feature Description

注

Refer to SNLA389 Application Note for more information about the register settings used for compliance testing. It is necessary to use these register settings to achieve the same performance as observed during compliance testing.

7.3.1 Diagnostic Tool Kit

The DP83TC812 diagnostic tool kit provides mechanisms for monitoring normal operation, device-level debugging, system-level debugging, fault detection, and compliance testing. This tool kit includes a built-in self-test with PRBS data, various loopback modes, Signal Quality Indicator (SQI), Time Domain Reflectometry (TDR), undervoltage monitor, electrostatic discharge monitor, and IEEE 802.3bw test modes.

7.3.1.1 Signal Quality Indicator

When the DP83TC812-Q1 is active, the Signal Quality Indicator may be used to determine the quality of link based on SNR readings made by the device. SQI is presented as a 8-level indication. Signal quality indication is accessible through register 0x871. SQI is continuously monitored by the PHY to allow for real-time link signal quality status.

Bits[3:1] in register 0x871 provide SQI value while bits [7:5] provide the worst SQI value since the last read. The SQI value reported in register 0x871[3:1] map directly to the SQI levels required by Open Alliance.

To get the most accurate SQI reporting, use the initialization routine explained in SNLA389 application note.

表 7-1. Signal Quality Indicator

REG 0x871[3:1]	OPEN ALLIANCE SQI LEVEL	LINK QUALITY
0x0	0 (Worst)	Poor/ No Link
0x1	1	
0x2	2	
0x3	3	
0x4	4	Good / Excellent Link
0x5	5	
0x6	6	
0x7	7 (Best)	

7.3.1.2 Electrostatic Discharge Sensing

Electrostatic discharge is a serious issue for electronic circuits and if not properly mitigated can create short-term issues (signal integrity, link drops, packet loss) as well as long-term reliability faults. The DP83TC812 has robust integrated ESD circuitry and offers an ESD sensing architecture. ESD events can be detected on MDI pins independently for further analysis and debug.

Additionally, the DP83TC812 provides an interrupt status flag; *Register 0x12[11]* is set when an ESD event is logged. This interrupt can be routed to the INT_N pin using bit[3] of the same register. *Register 0x442[14:9]* store the number of ESD events that have occurred since power-up. Hardware and software resets are ignored by the ESDS register to prevent unwarranted clearing.

7.3.1.3 Time Domain Reflectometry

Time domain reflectometry helps determine the quality of the cable, connectors and terminations in addition to estimating OPEN and SHORT faults along a cable. The DP83TC812-Q1 transmits a test pulse down the attached twisted-pair cable. Transmitted pulses continue down the cable and reflect from each imperfection and fault, allowing the device to measure the time to return and strength (amplitude) of all reflections. This technique enables the DP83TC812-Q1 to identify cable OPENs and SHORTs.

TDR is activated by setting bit[15] in register 0x1E. The procedure is as follows.

- Configure the DP83TC812-Q1 as per the initialization settings from SNLA389 Application Note
- Ensure that the Link Partner connected to the PHY is silent. Link will be down during TDR execution.
- Run the Pre-TDR configuration settings as listed in SNLA389.
- Start TDR by setting register 0x1E[15] to '1'.
- Wait 100ms, read register 0x1E[1:0]
 - If it reads 0b10 then TDR has executed successfully.
- If TDR executed successfully then read register 0x310 to get TDR results.
 - 0x310[8]: 0 = Half Wire Open not detected or 1 = Half Wire Open detected
 - 0x310[7]: 0 = Cable fault not detected or 1 = Cable fault detected
 - 0x310[6]: 0 = Cable fault is SHORT or 1 = Cable fault is OPEN
 - If valid cable fault is detected then 0x310[5:0] will store the location value in meters.

7.3.1.4 Voltage Sensing

The DP83TC812 offers sensors for monitoring voltage at the supply pins. Undervoltage monitoring are always active in the DP83TC812 by default. If an undervoltage condition is detected, interrupt status flag is set in register 0x0013. These interrupts can also be optionally routed to the INT pin using the same register.

The following method must be used to read each sensor.

- Step 1: Program register 0x0467 = 0x6004 ; Initial configuration of monitors
- Step 2: Program register 0x046A = 0x00A3; Enable Monitors
- Step 3: Configure register 0x0468 with the corresponding setting to select the required sensor.
 - VDDA Sensor: Use 0x0468 = 0x0920
 - VSLEEP Sensor: Use 0x0468 = 0x1920
 - VDDMAC Sensor: Use 0x0468 = 0x2920
 - VDDIO Sensor: Use 0x0468 = 0x3920
- Step 4: Read register 0x047B[14:7] and convert this output code to decimal.
- Step 5: Use the output code in the following equations to get the sensor's absolute value. Refer to [表 7-2](#) table for constant values for corresponding sensors.
 - $vdda_value = 3.3 + (vdda_output_code - vdda_output_mean_code) * slope_vdda_sensor$
 - $vsleep_value = 3.3 + (vsleep_output_code - vsleep_output_mean_code) * slope_vsleep_sensor$
 - $vddmac_value = 3.3 + (vddmac_output_code - vddmac_output_mean_code) * slope_vddmac_sensor$
 - $vddio_value = 3.3 + (vddio_output_code - vddio_output_mean_code) * slope_vddio_sensor$

表 7-2. Sensors Constant Values

Sensor	Constant	Value
VDDA	vdda_output_mean_code	126
	slope_vdda_sensor	0.0088
VSLEEP	vsleep_output_mean_code	134
	slope_vsleep_sensor	0.0088
VDDMAC	vddmac_output_mean_code	205
	slope_vddmac_sensor	0.016
VDDIO	vddio_output_mean_code	205
	slope_vddio_sensor	0.016

7.3.1.5 BIST and Loopback Modes

DP83TC812 incorporates a data-path's Built-In-Self-Test (BIST) to check the PHY level and system level data-paths. BIST has following integrated features which make the system level data transfer tests (through-put etc) and diagnostics possible without relying on MAC or external data generator hardware/software.

The following features are available in the DP83TC812 which can be used for easy evaluation.

1. Loopback modes
2. Data Generator
 - a. Customizable MAC packets generator
 - b. Transmitted packet counter
 - c. PRBS stream generator
3. Data Checker
 - a. Received MAC packets error checker
 - b. Received packet counter: Counts total packets received and packets received with errors
 - c. PRBS lock and PRBS error checker

7.3.1.5.1 Data Generator and Checker

DP83TC812 supports inbuilt Pseudo-random data generator and checker which can be used in conjunction with Loopback modes to check the data path. Data generator can be programmed to generate either user defined MAC packets or PRBS stream.

Following parameters of generated MAC packets can be configured (refer to registers<0x061B>,register<0x061A> and register<0x0624> for required configuration):

- Packet Length
- Inter-packet gap
- Defined number of packets to be sent or continuous transmission
- Packet data-type: Incremental/Fixed/PRBS
- Number of valid bytes per packet

7.3.1.5.2 xMII Loopback




図 7-2. xMII Loopback Without Data Generator

xMII Loopback is the shallowest loop through the PHY. It is a useful test mode to validate communications between the MAC and the PHY. When in xMII Loopback, data transmitted from a connected MAC on the TX path is internally looped back in the DP83TC812 to the RX pins where it can be checked by the MAC. There is no link indication when in xMII loopback.

Enable Loopback

Write register 0x0000 = 0x6100

Enable data generator/checker for MAC side

Data will be generated externally on the MAC TX pins.

Use the following register settings to enable checker depending on the MAC interface mode.

- For RGMII, write register 0x0619 = 0x1004
- For SGMII, write register 0x0619 = 0x1114
- For RMII, write register 0x0619 = 0x1224
- For MII, write register 0x0619 = 0x1334

Check incoming data from MAC side

Data can be verified at MAC interface RX pins.

Data can also be checked internally by reading registers 0x063C, 0x063D, 0x063E

Enable data generator/checker for Cable side

Not applicable as data will be generated externally on the MAC interface TX pins.

Check data for Cable side

Not applicable as PRBS stream checker works with only internal PRBS generator.

Other system requirements

Generated data will be going to cable side.

7.3.1.5.3 PCS Loopback




図 7-3. PCS Loopback with data generator




図 7-4. PCS Loopback without data generator

PCS Loopback will loop back data prior to it exiting the PCS and entering the PMA. Data received from the MAC on the transmit path is brought through the digital block within the PHY where it is then routed back to the MAC through the receive path. The DP83TC812 receive PMA circuitry is configured for isolation to prevent contention.

Enable Loopback

Write register 0x0016 = 0x0102

Enable data generator/checker for MAC side

Write register 0x0624 = 0x55BF

Write register 0x0619 = 0x1555

Check incoming data from MAC side

Data can also be checked internally by reading registers 0x063C, 0x063D, 0x063E

Enable data generator/checker for Cable side

Write register 0x0624 = 0x55BF

Write register 0x0619 = 0x0557

Check data for Cable side

1. Write register 0x0620[1] = 1'b1
2. Read register 0x620
 - a. Bit [7:0] = Number of errors bytes received
 - b. Bit [8] = PRBS checker lock status on incoming data (1'b1 indicates lock)

Repeat steps 1 and 2 to continuously check error status of incoming data stream.

Other system requirements

Data generate by the internal PRBS will be transmitted over the MDI and the MAC interface.

7.3.1.5.4 Digital Loopback




図 7-5. Digital loopback with data generator




図 7-6. Digital loopback without data generator

Digital Loopback will loop back data prior to it exiting the Digital and entering the AFE. Data received from the MAC on the transmit path is brought through the digital block within the PHY where it is then routed back to the MAC through the receive path. The DP83TC812 receive Analog circuitry is configured for isolation to prevent contention.

Enable Loopback

Write register 0x0016 = 0x0104

Enable data generator/checker for MAC side

Write register 0x0619 = 0x1555

Write register 0x0624 = 0x55BF

Check incoming data from MAC side

Data can also be checked internally by reading registers 0x063C, 0x063D, 0x063E

Enable data generator/checker for Cable side

Write register 0x0619 = 0x0557

Write register 0x0624 = 0x55BF

Check data for Cable side

1. Write register 0x0620[1] = 1'b1
2. Read register 0x620
 - a. Bit [7:0] = Number of errors bytes received
 - b. Bit [8] = PRBS checker lock status on incoming data (1'b1 indicates lock)

Repeat steps 1 and 2 to continuously check error status of incoming data stream.

Other system requirements

Data generated by the internal PRBS will be transmitted over the MDI and the MAC interface.

7.3.1.5.5 Analog Loopback




図 7-7. Analog loopback with data generator




図 7-8. Analog loopback without data generator

Analog Loopback uses the echoed signals from the unterminated MDI and decodes these signals in the Hybrid to return the data to the MAC.

Enable Loopback

Write register 0x0016 = 0x0108

Enable data generator/checker for MAC side

Write register 0x0619 = 0x1555

Write register 0x0624 = 0x55BF

Check incoming data from MAC side

Data can also be checked internally by reading registers 0x063C, 0x063D, 0x063E

Enable data generator/checker for Cable side

Write register 0x0619 = 0x0557

Write register 0x0624 = 0x55BF

Check data for Cable side

1. Write register 0x0620[1] = 1'b1
2. Read register 0x620
 - a. Bit [7:0] = Number of errors bytes received
 - b. Bit [8] = PRBS checker lock status on incoming data (1'b1 indicates lock)

Repeat steps 1 and 2 to continuously check error status of incoming data stream.

Other system requirements

Data generated by the internal PRBS will be transmitted over the MDI and the MAC interface.

7.3.1.5.6 Reverse Loopback




図 7-9. Reverse Loopback With Data Generator




図 7-10. Reverse Loopback Without Data Generator

Reverse Loopback receives data on the MDI and passes it through the entire receive block where it is then looped back within the PCS layer to the transmit block. The data is transmitted back out on the MDI to the attached Link Partner. To avoid contention, MAC transmit path is isolated.

Enable Loopback

Write register 0x0016 = 0x0110

Enable data generator/checker for MAC side

Use the following register settings to enable checker depending on the MAC interface mode.

- For RGMII, write register 0x0619 = 0x1004
- For SGMII, write register 0x0619 = 0x1114
- For RMII, write register 0x0619 = 0x1224
- For MII, write register 0x0619 = 0x1334

Write register 0x0624 = 0x55BF

Check incoming data from MAC side

Data can also be checked internally by reading registers 0x063C, 0x063D, 0x063E

Enable data generator/checker for Cable side

Write register 0x0619 = 0x0557

Write register 0x0624 = 0x55BF

Check data for Cable side

1. Write register 0x0620[1] = 1'b1
2. Read register 0x620
 - a. Bit [7:0] = Number of errors bytes received
 - b. Bit [8] = PRBS checker lock status on incoming data (1'b1 indicates lock)

Repeat steps 1 and 2 to continuously check error status of incoming data stream.

Other system requirements

Data generate by the internal PRBS will be transmitted over the MDI and the MAC interface.

7.3.2 Compliance Test Modes

注

Refer to SNLA389 Application Note for more information about the register settings used for compliance testing. It is necessary to use these register settings to achieve the same performance as observed during compliance testing.

There are four PMA compliance test modes required in IEEE 802.3bw, sub-clause 96.5.2, which are all supported by the DP83TC812-Q1. These compliance test modes include: transmitter waveform Power Spectral Density (PSD) mask, amplitude, distortion, 100BASE-T1 Master jitter, 100BASE-T1 Slave jitter, droop, transmitter frequency, frequency tolerance, return loss, and mode conversion.

Any of the three GPIOs can be used to output TX_TCLK for the 100BASE-T1 Slave jitter measurement. For routing TX_TCLK to CLKOUT pin for 100BASE-T1 Slave Jitter measurement, write to register 0x045F = 0x000D. The device must be configured in Slave mode.

7.3.2.1 Test Mode 1

Test mode 1 evaluates transmitter droop. In test mode 1, the DP83TC812-Q1 transmits '+1' symbols for a minimum of 600 ns followed by '-1' symbols for a minimum of 600 ns. This pattern is repeated continuously until the test mode is disabled.

Test mode 1 is enabled by setting bits[15:13] = 0b001 in the MMD1_PMA_TEST_MODE_CTRL Register (0x1836).

7.3.2.2 Test Mode 2

Test mode 2 evaluates the transmitter 100BASE-T1 Master mode jitter. In test mode 2, the DP83TC812-Q1 transmits a {+1,-1} data symbol sequence. The transmitter synchronizes the transmitted symbols from the local reference clock.

Test mode 2 is enabled by setting bits[15:13] = 0b010 in MMD1_PMA_TEST_MODE_CTRL Register (0x1836).

7.3.2.3 Test Mode 4

Test mode 4 evaluates the transmitter distortion. In test mode 4, the DP83TC812-Q1 transmits the sequence of symbols generated by 式 1:

$$g(x) = 1 + x^9 + x^{11} \quad (1)$$

The bit sequences, x0n and x1n, are generated from combinations of the scrambler in accordance to 式 2 and 式 3:

$$x0_n = \text{Scr}_n[0] \quad (2)$$

$$x1_n = \text{Scr}_n[1] \wedge \text{Scr}_n[4] \quad (3)$$

Example streams of the 3-bit nibbles are shown in 表 7-3.

表 7-3. Transmitter Test Mode 4 Symbol Mapping

x1n	x0n	PAM3 SYMBOL
0	0	0
0	1	+1
1	0	0
1	1	-1

Test mode 4 is enabled by setting bits[15:13] = 0b100 in MMD1_PMA_TEST_MODE_CTRL Register (0x1836).

7.3.2.4 Test Mode 5

Test mode 5 evaluates the transmitter PSD mask. In test mode 5, the DP83TC812-Q1 transmits a pseudo-random sequence of PAM3 symbols.

Test mode 5 is enabled by setting bits[15:13] = 0b101 in MMD1_PMA_TEST_MODE_CTRL Register (0x1836).

7.4 Device Functional Modes




図 7-11. PHY Operation State Diagram

7.4.1 Power Down

When any of the supply rails are below the POR threshold (~0.6V), the PHY is in a power-down state. All digital IOs will remain in high impedance states and analog blocks are disabled. PMA termination is not present when powered down.

7.4.2 Reset

Reset is activated upon power-up, when $\overline{\text{RESET}}$ is pulled LOW (for the minimum reset pulse time) or if hardware reset is initiated by setting bit[15] in register 0x1F. All digital circuitry is cleared along with register settings during reset. Once reset completes, device bootstraps are re-sampled and associated bootstrap registers are set accordingly. PMA termination is not present in reset.

7.4.3 Standby

The device (100BASE-T1 Master mode only) automatically enters into standby post power-up and reset so long that all supplies including VSLEEP are available and the device is bootstrapped for managed operation.

In standby, all PHY functions are operational except for PCS and PMA blocks. The PMA termination is also not present. Link establishment is not possible in standby and data cannot be transmitted or received. SMI functions are operational and register configurations are maintained.

If the device is configured for autonomous operation through bootstrap setting, the PHY automatically switches to normal operation once POR is complete.

7.4.4 Normal

Normal mode can be entered from either autonomous or managed operation. When in autonomous operation, the PHY will automatically try to establish a link with a valid Link Partner once POR is complete.

In managed operation, SMI access is required to allow the device to exit standby (100BASE-T1 Master mode only); commands issued through the SMI allow the device to exit standby and enables both the PCS and PMA blocks. All device features are operational in normal mode.

Autonomous operation can be enabled through SMI access by setting register 0x18B[6] = '1'. Note that this bit is auto-cleared after link up.

7.4.5 Sleep Ack

When the PHY receives low power sleep requests from the link partner, it enters Sleep Ack mode. In this mode, the PHY allows 8ms for the MAC to decide if TC-10 sleep mode must be enabled or not. If the MAC decides to allow TC-10, the PHY proceeds to the next step in TC-10 state machine. However, the MAC can decide to abort TC-10 and the PHY returns to Normal mode. TC10 can be aborted via register setting by disabling TC10 or via GPIO. If TC10 is aborted by disabling TC10 feature, then it is recommended to re-enable TC10 feature once the sleep request has been aborted.

7.4.6 Sleep Request

Sleep request is entered when switching from normal mode to sleep mode. This is an intermediate state and is used to for a smooth transition into sleep mode. In sleep request mode, the PHY transmits LPS code-groups, informing the Link Partner that sleep is requested.

PHY sleep_rqst_timer (default = 16ms) begins once the PHY enters into sleep request mode. LPS decoding at the Link Partner will trigger the LPS RECEIVED interrupt. In sleep request state device waits for Link Partner to send LPS symbols. Once LPS symbols are received by the device, it transitions to SLEEP_SILENT state. If the sleep_rqst_timer expires before device receives LPS codes, the device enters SLEEP FAIL state. .

7.4.7 Sleep Fail

The PHY enters sleep fail mode if the Sleep_rqst_timer expires when in sleep_request state or sleep_silent state.. This indicates that the link partner has not entered sleep mode. After entering sleep fail mode, the PHY transitions to Normal mode.

7.4.8 Sleep

If sleep enable is set, the PHY transitions to sleep mode after the MDI line goes silent when in sleep_silent state; however, if sleep enable is not set, the device transitions to standby after the MDI line goes silent. By default, sleep enable is set. Once in sleep mode, all PHY blocks are disabled except for energy detection on the MDI. All register configurations are lost in sleep mode. No link can be established, data cannot be transmitted or received and SMI access is not available when in sleep mode.

注

When the PHY is in Sleep mode, the MAC interface must not be driven by the Ethernet MAC.

7.4.9 Wake-Up

The user can wake up the DP83TC812S-Q1 remotely through energy detection on the MDI or locally using the WAKE pin. For local wake, the WAKE pin must be pulled HIGH. If the WAKE pin is tied LOW, the PHY will only exit sleep if energy is detected on the MDI.

7.4.10 TC10 System Example

The following block diagrams explain how TC10 sleep and wake function works in a system.




図 7-12. TC10 System Example - Remote Wake




図 7-13. TC10 System Example - Local Wake

Remote Wake Up

For remote wake up, the initial state of the system is TC10 sleep. Core voltages to the PHY and MAC are turned off but the VSLEEP of the PHY is present. At some time, wake-up pulses (WUP) are received on the MDI lines. The PHY receives the message and if it's a valid sequence then the PHY wakes up and drives INH pin HIGH. INH pin is used as enable input to voltage regulator (e.g. LDO). Voltage regulators turn on and supply power to a power management device. The power management device then supplies power to the PHY, MAC, and any other devices on the system. The whole system powers up and becomes operational.

Wake Forwarding

DP83TC812-Q1

support wake forwarding feature. When the device received Wake-Up Requests (WUR) or Wake-Up Pulses (MDI) on the MDI then the PHY will transmit an 40µs high pulse on the WAKE pin. This can be used to wake-up any other PHYs on the system that are in TC-10 sleep.

Local Wake Up

For local wake, it is assumed that some portion of the system is already active and the PHY is in TC10 sleep. As an example, the system might have micro-controller in active mode to control the WAKE pin of the PHY. When the MCU wants to wake up the PHY from TC10 sleep, it raises the WAKE pin to 3.3V to send a wake pulse (min. 40µs). The PHY wakes up and drives INH pin HIGH. INH pin is used as enable input to voltage regulator (e.g. LDO). Voltage regulator turns on and supplies power to a power management device. The power management device then supplies power to the PHY. Any other device on the system that depends on the PHY wake up can now be powered up and the system becomes operational.

Local Sleep

When the PHY is in normal operational mode and the MAC needs to put it in TC10 sleep, it initiates the TC10 sleep process via SMI on the PHY. DP83TC812-Q1 then sends LPS signals on MDI to the link partner. If the link partner also agrees to enter TC10 sleep, the host PHY enters TC10 sleep. It then releases the INH pin and it gets pulled low through the external pull down resistor. Voltage regulator that uses INH pin as enable input will be turned off. PHY, MAC, and any other devices that are dependent on the voltage regulator will be turned off. The PHY will still have VSLEEP voltage present and continue to stay in TC10 sleep.

7.4.11 Media Dependent Interface

7.4.11.1 100BASE-T1 Master and 100BASE-T1 Slave Configuration

100BASE-T1 Master and 100BASE-T1 Slave are configured using either hardware bootstraps or through register access.

LED_0 controls the 100BASE-T1 Master and 100BASE-T1 Slave bootstrap configuration. By default, 100BASE-T1 Slave mode is configured because there is an internal pulldown resistor on LED_0 pin. If 100BASE-T1 Master mode configuration through hardware bootstrap is preferred, an external pullup resistor is required.

Additionally, bit[14] in the **MMD1_PMA_CTRL_2 Register (Address 0x1834)** controls the 100BASE-T1 Master and 100BASE-T1 Slave configuration. When this bit is set, 100BASE-T1 Master mode is enabled.

7.4.11.2 Auto-Polarity Detection and Correction

During the link training process, the DP83TC812-Q1 100BASE-T1 Slave device is able to detect polarity reversal and automatically corrects the error. If polarity reversal is detected, the 100BASE-T1 Slave will invert its own transmitted signals to account for the error and ensure compatibility with the 100BASE-T1 Master. Polarity at the 100BASE-T1 Master is always observed as correct because polarity detection and correction is handled entirely by the 100BASE-T1 Slave.

Auto-polarity correction may be disabled in cases where it is not required. Disabling of auto-polarity correction is achieved via register 0x0553.

7.4.11.3 Jabber Detection

The jabber function prevents the PCS Receive state machine from locking up into a DATA state if the End-of-Stream Delimiters, ESD1 and ESD2, are never detected or received within the rcv_max_timer. When the maximum receive DATA state timer expires, the PCS Receive state machine is reset and transitions into IDLE state. IEEE 802.3bw specifies that jabber timeout be set to 1.08 ms ± 54 µs. By default, jabber timeout in the DP83TC812 is set to 1.1 ms. This timer is configurable in *Register 0x496[10:0]*.

7.4.11.4 Interleave Detection

The interleave function allows for the DP83TC812-Q1 to detect and de-interleave the serial stream from a connected link partner. The two possible interleave sequences of ternary symbols include: (TA_n, TB_n) or (TB_n, TA_n).

7.4.12 MAC Interfaces

7.4.12.1 Media Independent Interface

The Media Independent Interface (MII) is a synchronous 4-bit wide nibble data interface that connects the PHY to the MAC. The MII is fully compliant with IEEE 802.3-2015 clause 22. The PHY has internal series termination resistors on MII output pins including TX_CLK output when the PHY is operating in MII mode. In this mode, it is recommended to not leave the MII-TX pins floating or High-Z.

The MII signals are summarized in 表 7-4:

表 7-4. MII Signals

FUNCTION	PINS
Data Signals	TX_D[3:0]
	RX_D[3:0]
Control Signals	TX_EN, TX_ER
	RX_DV, RX_ER
Clock Signals	TX_CLK
	RX_CLK




図 7-14. MII Signaling

表 7-5. MII Transmit Encoding

TX_EN	TX_ER	TX_D[3:0]	DESCRIPTION
0	0	0000 through 1111	Normal Inter-Frame
0	1	0000 through 1111	Reserved
1	0	0000 through 1111	Normal Data Transmission
1	1	0000 through 1111	Transmit Error Propagation

表 7-6. MII Receive Encoding

RX_DV	RX_ER	RX_D[3:0]	DESCRIPTION
0	0	0000 through 1111	Normal Inter-Frame
0	1	0000	Normal Inter-Frame
0	1	0001 through 1101	Reserved
0	1	1110	False Carrier Indication
0	1	1111	Reserved
1	0	0000 through 1111	Normal Data Reception
1	1	0000 through 1111	Data Reception with Errors

7.4.12.2 Reduced Media Independent Interface

The DP83TC812-Q1 incorporates the Reduced Media Independent Interface (RMII) as defined in the RMII Revision 1.2 and 1.0 from the RMII consortium. The purpose of this interface is to provide a reduced pin count alternative to the IEEE 802.3u MII as specified in Clause 22. Architecturally, the RMII specification provides an additional reconciliation layer on either side of the MII, but can be implemented in the absence of an MII.

The DP83TC812-Q1 offers two types of RMII operations: RMII Slave and RMII Master. In RMII Slave Mode, the DP83TC812-Q1 operates off a 50MHz CMOS-level oscillator, which is either provided by the MAC or synchronous to the MAC's reference clock. In RMII Master operation, the DP83TC812-Q1 operates off of either a 25MHz CMOS-level oscillator connected to XI pin or a 25MHz crystal connected across XI and XO pins. When bootstrapping to RMII Master Mode, a 50MHz output clock will automatically be enabled on RX_D3. This 50MHz output clock must be routed to the MAC.

The RMII specification has the following characteristics:

- Single clock reference shared between MAC and PHY
- Provides independent 2-bit wide transmit and receive data paths

In this mode, data transfers are two bits for every clock cycle using the 50MHz reference clock for both transmit and receive paths.

The RMII signals are summarized in 表 7-7:

表 7-7. RMII Signals

FUNCTION	PINS
Data Signals	TX_D[1:0]
	RX_D[1:0]
Control Signals	TX_EN
	CRS_DV




図 7-15. RMII Signaling

表 7-8. RMII Transmit Encoding

TX_EN	TX_D[1:0]	DESCRIPTION
0	00 through 11	Normal Inter-Frame
1	00 through 11	Normal Data Transmission

表 7-9. RMII Receive Encoding

CRS_DV	RX_ER	RX_D[1:0]	DESCRIPTION
0	0	00 through 11	Normal Inter-Frame
0	1	00	Normal Inter-Frame
0	1	01 through 11	Reserved
1	0	00 through 11	Normal Data Reception
1	1	00 through 11	Data Reception with Errors

RMII Slave: Data on TX_D[1:0] are latched at the PHY with reference to the rising edge of the reference clock at the XI pin. Data is presented on RX_D[1:0] with reference to the same rising clock edges at the XI pin.

RMII Master: Data on TX_D[1:0] are latched at the PHY with reference to the rising edge of the reference clock at the RX_D3 pin. Data is presented on RX_D[1:0] with reference to the same rising clock edges at the RX_D3 pin.

The DP83TC812-Q1 RMII supplies an RX_DV signal, which provides a simpler method to recover receive data without the need to separate RX_DV from the CRS_DV indication. RX_ER is also supported even though it is not required by the RMII specification.

RMII includes a programmable FIFO to adjust for the frequency differences between the reference clock and the recovered clock. The programmable FIFO, located in the register 0x0011[9:8] and register 0x0648[9:7], minimizes internal propagation delay based on expected maximum packet size and clock accuracy.

表 7-10. XI clock's PPM = +/- 100ppm

Reg 0x0011 <9:8>	Reg 0x0648 <9:7>	Increment PHY latency	Max packet length without errors
01	010	Default	2250
10	100	80 ns	7250

7.4.12.3 Reduced Gigabit Media Independent Interface

The DP83TC812-Q1 also supports Reduced Gigabit Media Independent Interface (RGMII) as specified by RGMII version 2.0 with LVCMOS. RGMII is designed to reduce the number of pins required to connect MAC and PHY. To accomplish this goal, the control signals are multiplexed. Both rising and falling edges of the clock are used to sample the control signal pin on transmit and receive paths. Data is samples on just the rising edge of the clock. For 100-Mbps operation, RX_CLK and TX_CLK operate at 25MHz.

The RGMII signals are summarized in 表 7-11:

表 7-11. RGMII Signals

FUNCTION	PINS
Data Signals	TX_D[3:0]
	RX_D[3:0]
Control Signals	TX_CTRL
	RX_CTRL
Clock Signals	TX_CLK
	RX_CLK




図 7-16. RGMII Connections

表 7-12. RGMII Transmit Encoding

TX_CTRL (POSITIVE EDGE)	TX_CTRL (NEGATIVE EDGE)	TX_D[3:0]	DESCRIPTION
0	0	0000 through 1111	Normal Inter-Frame
0	1	0000 through 1111	Reserved
1	1	0000 through 1111	Normal Data Transmission
1	0	0000 through 1111	Transmit Error Propagation

表 7-13. RGMII Receive Encoding

RX_CTRL (POSITIVE EDGE)	RX_CTRL (NEGATIVE EDGE)	RX_D[3:0]	DESCRIPTION
0	0	0000 through 1111	Normal Inter-Frame
0	1	0000 through 1101	Reserved
0	1	1110	False Carrier Indication

表 7-13. RGMII Receive Encoding (続き)

RX_CTRL (POSITIVE EDGE)	RX_CTRL (NEGATIVE EDGE)	RX_D[3:0]	DESCRIPTION
0	1	1111	Reserved
1	0	0000 through 1111	Normal Data Reception
1	1	0000 through 1111	Data Reception with Errors

During packet reception, RX_CLK may be stretched on either the positive or negative pulse to accommodate the transition from the internal free running clock to a recovered clock (data synchronous). Data may be duplicated on the falling edge of the clock because double data rate (DDR) is only required for 1-Gbps operation, which is not supported by the DP83TC812-Q1.

The DP83TC812-Q1 supports in-band status indication to help simplify link status detection. Inter-frame signals on RX_D[3:0] pins as specified in 表 7-14.

表 7-14. RGMII In-Band Status

RX_CTRL	RX_D3	RX_D[2:1]	RX_D0
00 Note: In-band status is only valid when RX_CTRL is low	Duplex Status: 0 = Half-Duplex 1 = Full-Duplex	RX_CLK Clock Speed: 00 = 2.5MHz 01 = 25MHz 10 = 125MHz 11 = Reserved	Link Status: 0 = Link not established 1 = Valid link established

7.4.12.4 Serial Gigabit Media Independent Interface

The Serial Gigabit Media Independent Interface (SGMII) provides a means for data transfer between MAC and PHY with significantly less signal pins (4 pins) compared to MII (14 pins), RMII (7 pins) or RGMII (12 pins). SGMII uses low-voltage differential signaling (LVDS) to reduce emissions and improve signal quality.

The DP83TC812 SGMII is capable of operating in 4-wire. SGMII is configurable through hardware bootstraps. In 4-wire operation, two differential pairs are used to transmit and receive data. Clock and data recovery are performed in the MAC and in the PHY.


Because the DP83TC812 operates at 100-Mbps, the 1.25-Gbps rate of the SGMII is excessive. The SGMII specification allows for 100-Mbps operation by replicating each byte within a frame 10 times. Frame elongation takes place above the IEEE 802.3 PCS layer, which prevents the start-of-frame delimiter from appearing more than once.

Because the DP83TC812 only supports 100-Mbps speed, SGMII Auto-Negotiation can be disabled by setting bit[0] = 0b0 in the *Register 0x608*.

The SGMII signals are summarized in 表 7-15.

表 7-15. SGMII Signals

FUNCTION	PINS
Data Signals	TX_M, TX_P
	RX_M, RX_P



7-17. SGMII Connections

7.4.13 Serial Management Interface

The Serial Management Interface (SMI) provides access to the DP83TC812S-Q1 internal register space for status information and configuration. The SMI frames and base registers are compatible with IEEE 802.3 clause 22. The implemented register set consists of the registers required by the IEEE 802.3 plus several others to provide additional visibility and controllability of the DP83TC812S-Q1. Additionally, the DP83TC812S-Q1 includes control and status registers added to clause 45 as defined by IEEE 802.3bw. Access to clause 45 register field is achieved using clause 22 access.

The SMI includes the management clock (MDC) and the management input and output data pin (MDIO). MDC is sourced by the external management entity, also called Station (STA), and can run at a maximum clock rate of 24MHz. MDC is not expected to be continuous, and can be turned off by the external management entity when the bus is idle.

MDIO is sourced by the external management entity and by the PHY. The data on the MDIO pin is latched on the rising edge of the MDC. MDIO pin requires a pullup resistor (2.2 KΩ), which pulls MDIO high during IDLE and turnaround.

Up to 9 DP83TC812S-Q1 PHYs can share a common SMI bus. To distinguish between the PHYs, a 4-bit address is used. During power-up-reset, the DP83TC812S-Q1 latches the PHYAD[3:0] configuration pins to determine its address.

The management entity must not start an SMI transaction in the first cycle after power-up-reset. To maintain valid operation, the SMI bus must remain inactive at least one MDC cycle after hard reset is deasserted. In normal MDIO transactions, the register address is taken directly from the management-frame reg_addr field, thus allowing direct access to 32 16-bit registers (including those defined in IEEE 802.3 and vendor specific). The data field is used for both reading and writing. The Start code is indicated by a <01> pattern. This pattern makes sure that the MDIO line transitions from the default idle line state. Turnaround is defined as an idle bit time inserted between the Register Address field and the Data field. To avoid contention during a read

transaction, no device may actively drive the MDIO signal during the first bit of turnaround. The addressed DP83TC812S-Q1 drives the MDIO with a zero for the second bit of turnaround and follows this with the required data.

For write transactions, the station-management entity writes data to the addressed DP83TC812S-Q1, thus eliminating the requirement for MDIO Turnaround. The turnaround time is filled by the management entity by inserting <10>.

表 7-16. SMI Protocol Structure

SMI PROTOCOL	<idle> <start> <op code> <device address> <reg address> <turnaround> <data> <idle>
Read Operation	<idle><01><10><AAAA><RRRRR><Z0><XXXX XXXX XXXX XXXX><idle>
Write Operation	<idle><01><01><AAAA><RRRRR><10><XXXX XXXX XXXX XXXX><idle>

7.4.13.1 Direct Register Access

Direct register access can be used for the first 31 registers (0x0 through 0x1F).

7.4.13.2 Extended Register Space Access

The DP83TC812S-Q1's SMI function supports read or write access to the extended register set using registers REGCR (0x0D) and ADDAR (0x0E) and the MDIO Manageable Device (MMD) indirect method defined in IEEE 802.3ah Draft for Clause 22 for accessing the Clause 45 extended register set.

注

Registers with addresses above 0x001F require indirect access. For indirect access, a sequence of register writes must be followed. The MMD value defines the Device Address (DEVAD) of the register set. The DEVAD must be configured in the register 0x000D (REGCR) bits [4:0] for indirect access

The DP83TC812S-Q1 supports 3 MMD device addresses:

1. MMD1F (Vendor specific registers): DEVAD [4:0] = '11111'
2. MMD1 (IEEE 802.3az defined registers): DEVAD [4:0] = '00001'
3. MMD3 (IEEE 802.3az defined registers): DEVAD [4:0] = '00011'

表 7-17. MMD Register Space Division

MMD Register Space	Register Address Setting
MMD1F	0x000 - 0x0871
MMD1	0x1000 - 0x1836
MMD3	0x3000 - 0x3001

The following sections describe how to perform operations on the extended register set using register REGCR and ADDAR. The descriptions use the device address for MMD1F register accesses (DEVAD[4:0] = 11111).

7.4.13.3 Write Operation (No Post Increment)

To write a register in the extened register set:

Instruction	Example: Set reg 0x0170 = 0C50
1. Write the value 0x001F (address function field = 00, DEVAD = 31) to register REGCR (0x0D).	Write register 0x0D to value 0x001F
2. Write the desired register address to register ADDAR (0x0E).	Write register 0x0E to value 0x0170
3. Write the value 0x401F (data, no post increment function field = 01, DEVAD = 31) to register REGCR.	Write register 0x0D to value 0x401F
4. Write the content of the desired extended register set register to register ADDAR.	Write register 0x0E to value 0x0C50

Subsequent writes to register ADDAR (step 4) continue to rewrite the register selected by the value in the address register.

注

Steps (1) and (2) can be skipped if the address register was previously configured.

7.4.13.4 Read Operation (No Post Increment)

To read a register in the extended register set:

Instruction	Example: Read 0x0170
1. Write the value 0x001F (address function field = 00, DEVAD = 31) to register REGCR.	Write register 0x0D to value 0x001F
2. Write the desired register address to register ADDAR.	Write register 0x0E to value 0x0170
3. Write the value 0x401F (data, no post increment function field = 01, DEVAD = 31) to register REGCR.	Write register 0x0D to value 0x401F
4. Read the content of the desired extended register set register to register ADDAR.	Read register 0x0E

Subsequent reads from register ADDAR (step 4) continue reading the register selected by the value in the address register.

注

Steps (1) and (2) can be skipped if the address register was previously configured.

7.4.13.5 Write Operation (Post Increment)

To write a register in the extended register set and automatically increment the address register to the next higher value following the write operation:

Instruction	Example: Set reg 0x0170 = 0xC50 & reg 0x0171 = 0x0011
1. Write the value 0x001F (address function field = 00, DEVAD = 31) to register REGCR.	Write register 0x0D to value 0x001F
2. Write the register address from register ADDAR.	Write register 0x0E to value 0x0170
3. Write the value 0x801F (data, post increment on reads and writes function field = 10, DEVAD = 31) or the value 0xC01F (data, post increment on writes function field = 11, DEVAD = 31) to register REGCR.	Write register 0x0D to value 0x801F
4. Write the content of the desired extended register set register to register ADDAR.	Write register 0x0E to value 0x0C50
5. Subsequent writes to register ADDAR (step 4) writes the next higher addressed data register selected by the value of the address register; the address register is incremented after each access.	Write register 0x0E to value 0x0011

Step 4 Writes register 0x0170 to 0x0C50 and because post increment is enabled, Step 5 writes register 0x0171 to 0x0011.

7.4.13.6 Read Operation (Post Increment)

To read a register in the extended register set and automatically increment the address register to the next higher value following the read operation:

Instruction	Example: Read register 0x0170 & 0x0171
1. Write the value 0x001F (address function field = 00, DEVAD = 31) to register REGCR.	Write register 0x0D to value 0x001F

Instruction	Example: Read register 0x0170 & 0x0171
2. Write the desired register address to register ADDAR.	Write register 0x0E to value 0x0170
3. Write the value 0x801F (data, post increment on reads and writes function field = 10, DEVAD = 31) to register REGCR.	Write register 0x0D to value 0x801F
4. Read the content of the desired extended register set register to register ADDAR.	Read register 0x0E
5. Subsequent reads to register ADDAR (step 4) reads the next higher addressed data register selected by the value of the address register; the address register is incremented after each access.	Read register 0x0E

Step 4 Reads register 0x0170 and because post increment is enabled, Step 5 reads register 0x0171.

7.5 Programming

7.5.1 Strap Configuration

The DP83TC812S-Q1 uses functional pins as strap options to place the device into specific modes of operation. The values of these pins are sampled at power up and hardware reset (through either the $\overline{\text{RESET}}$ pin or register access). Some strap pins support 3 levels and some strap pins support 2 levels, which are described in greater detail below. PHY address straps, RX_DV/RX_CTRL and RX_ER, are 3-level straps while all other straps are two levels. Configuration of the device may be done through strapping or through serial management interface.

注

Because strap pins are functional pins after reset is deasserted, they must not be connected directly to VDDIO or VDDMAC or GND. Either pullup resistors, pulldown resistors, or both are required for proper operation.

注

When using VDDMAC and VDDIO separately, it is important to connect strap resistors to the correct voltage rail. Each pin's voltage domain is listed in the 表 7-20 table below.




図 7-18. Strap Circuit

R_{pullDn} value is included in the Electrical Characteristics table of the data sheet.

表 7-18. Recommended 3-Level Strap Resistor Ratios for PHY Address

MODE ³	IDEAL RH (k Ω) (VDDIO = 3.3V) ¹	IDEAL RH (k Ω) (VDDIO = 2.5V) ²	IDEAL RH (k Ω) (VDDIO = 1.8V) ¹
1	OPEN	OPEN	OPEN
2	13	12	4
3	4.5	2	0.8

1. Strap resistors with 10% tolerance.
2. Strap resistors with 1% tolerance.
3. RL is optional and can be added if voltage on bootstrap pins needs to be adjusted.

表 7-19. Recommended 2-Level Strap Resistors

MODE	IDEAL RH (kΩ) ^{1, 2}
1	OPEN
2	2.49

1. Strap resistors with up to 10% tolerance can be used.
2. To gain more margin in customer application for 1.8V VDDIO, either 2.1 kΩ +/-10% pull-up can be used or resistor accuracy of 2.49 kΩ resistor can be limited to 1%.

The following table describes the PHY configuration bootstraps:

表 7-20. Bootstraps

PIN NAME	PIN NO.	DOMAIN	DEFAULT MODE	STRAP FUNCTION			DESCRIPTION
RX_DV/ RX_CTRL	15	VDDMAC	1	MODE	PHY_AD[0]	PHY_AD[2]	PHY_AD: PHY Address ID
				1	0	0	
				2	0	1	
				3	1	1	
RX_ER	14	VDDMAC	1	MODE	PHY_AD[1]	PHY_AD[3]	PHY_AD: PHY Address ID
				1	0	0	
				2	0	1	
				3	1	1	
CLKOUT	16	VDDMAC	1	MODE	AUTO		AUTO: Autonomous Disable. This is a duplicate strap for LED_1. If CLKOUT pin is configured as LED_1 pin then the AUTO strap functionality also moves to the CLKOUT pin.
				1	0		
				2	1		
RX_D0	26	VDDMAC	1	MODE	MAC[0]		MAC: MAC Interface Selection
				1	0		
				2	1		
RX_D1	25	VDDMAC	1	MODE	MAC[1]		MAC: MAC Interface Selection
				1	0		
				2	1		
RX_D2	24	VDDMAC	1	MODE	MAC[2]		MAC: MAC Interface Selection
				1	0		
				2	1		
RX_D3	23	VDDMAC	1	MODE	CLKOUT_PIN		CLKOUT_PIN: This strap determines which pin will be used for output clock.
				1	0		
				2	1		
LED_0	35	VDDIO	1	MODE	MS		MS: 100BASE-T1 Master & 100BASE-T1 Slave Selection
				1	0		
				2	1		
LED_1	6	VDDIO	1	MODE	AUTO		AUTO: Autonomous Disable This is the default strap pin for controlling AUTO feature. If this pin is configured as CLKOUT, the AUTO feature will move to pin 16.
				1	0		
				2	1		

注

Refer to SNLA389 Application Note for more information about the register settings used for compliance testing. It is necessary to use these register settings to achieve the same performance as observed during compliance testing. Managed mode strap option is recommended to prevent the link up process from initiating while the software configuration from SNLA389 is being executed. Once the software configuration is completed, the PHY can be removed from Managed mode by setting bit 0x018B[6] to '1'. This bit is auto-cleared after link up

RX_D3 strap pin has a special functionality of controlling the output status of CLKOUT (pin 16) and LED_1 (pin 6). The 表 7-21 table below shows how pin 16 and pin 6 will be affected by RX_D3 strap status. Note that RX_D3 option only changes the pin functionality but not their voltage domains. Pin 16 will always be in VDDMAC domain and Pin 6 will always be in VDDIO domain. If VDDIO and VDDMAC are at separate voltage levels, it must be ensured that pin 16 and pin 6 are strapped to their respective voltage domains.

In clock output daisy chain applications, if VDDMAC and VDDIO are at different voltages then clock output must be routed to pin 6. Internal oscillator of the DP83TC812 operates in the VDDIO domain, so clock output must also be used on the pin in VDDIO domain i.e. pin 6. In clock output daisy chain applications where VDDMAC and VDDIO are same, this requirement can be ignored. This requirement can also be ignored in applications where clock output is not being used.

表 7-21. Clock Output Pin Selection

CLKOUT_PIN	DESCRIPTION
0	Pin 16 is Clock output, Pin 6 is LED_1 pin. $\overline{\text{AUTO}}$ will be controlled by straps on pin 6.
1	Pin 6 is Clock output, Pin 16 is LED_1 pin. $\overline{\text{AUTO}}$ will be controlled by straps on pin 16.

表 7-22. 100BASE-T1 Master and 100BASE-T1 Slave Selection Bootstrap

MS	DESCRIPTION
0	100BASE-T1 Slave Configuration
1	100BASE-T1 Master Configuration

表 7-23. Autonomous Mode Bootstrap

AUTO	DESCRIPTION
0	Autonomous Mode, PHY able to establish link after power-up
1	Managed Mode, PHY must be allowed to establish link after power-up based on register write

表 7-24. MAC Interface Selection Bootstraps

MAC[2]	MAC[1]	MAC[0]	DESCRIPTION
0	0	0	SGMII (4-wire) ⁽¹⁾
0	0	1	MII
0	1	0	RMII Slave
0	1	1	RMII Master
1	0	0	RGMII (Align Mode)
1	0	1	RGMII (TX Internal Delay Mode)
1	1	0	RGMII (TX and RX Internal Delay Mode)
1	1	1	RGMII (RX Internal Delay Mode)

(1) SGMII strap mode is only available on 'S' type device variant. For 'R' type device variant, this strap mode is RESERVED

表 7-25. PHY Address Bootstraps

PHY_AD[3:0]	RX_CTRL STRAP MODE	RX_ER STRAP MODE	DESCRIPTION セクション 7.5.1
0000	1	1	PHY Address: 0b00000 (0x0)
0001	-	-	NA

表 7-25. PHY Address Bootstraps (続き)

PHY_AD[3:0]	RX_CTRL STRAP MODE	RX_ER STRAP MODE	DESCRIPTION セクション 7.5.1
0010	-	-	NA
0011	-	-	NA
0100	2	1	PHY Address: 0b00100 (0x4)
0101	3	1	PHY Address: 0b00101 (0x5)
0110	-	-	NA
0111	-	-	NA
1000	1	2	PHY Address: 0b01000 (0x8)
1001	-	-	NA
1010	1	3	PHY Address: 0b01010 (0xA)
1011	-	-	NA
1100	2	2	PHY Address: 0b01100 (0xC)
1101	3	2	PHY Address: 0b01101 (0xD)
1110	2	3	PHY Address: 0b01110 (0xE)
1111	3	3	PHY Address: 0b01111 (0xF)

7.5.2 LED Configuration

The DP83TC812S-Q1 supports up to three configurable Light Emitting Diode (LED) pins: LED_0, LED_1, and LED_2 (CLKOUT). Several functions can be multiplexed onto the LEDs for different modes of operation. LED operations are selected using registers 0x0450.

Because the LED output pins are also used as strap pins, external components required for strapping and the user must consider the LED usage to avoid contention. Specifically, when the LED outputs are used to drive LEDs directly, the active state of each output driver is dependent on the logic level sampled by the corresponding input upon power up or hardware reset.

図 7-19 shows the two proper ways of connecting LEDs directly to the DP83TC812S-Q1 .




図 7-19. Example Strap Connections

7.5.3 PHY Address Configuration

The DP83TC812S-Q1 can be set to respond to any of 9 possible PHY addresses through bootstrap pins. The PHY address is latched into the device upon power-up or hardware reset. Each PHY on the serial management bus in the system must have a unique PHY address.

By default, DP83TC812S-Q1 will latch to a PHY address of 0 (<0b00000>). This address can be changed by adding pullup resistors to bootstrap pins found in [セクション 7.5.3](#).

7.6 Register Maps

7.6.1 Register Access Summary

There are two different methods for accessing registers within the field. Direct register access method is only allowed for the first 31 registers (0x0 through 0x1F). Registers beyond 0x1F must be accessed by use of the Indirect Method (Extended Register Space) described in [セクション 7.4.13.2](#).

表 7-26. MMD Register Space Division

MMD REGISTER SPACE	REGISTER ADDRESS RANGE
MMD1F	0x0000 - 0x0EFD
MMD1	0x1000 - 0x1836
MMD3	0x3000 - 0x3001

注

For MMD1 and MMD3, the most significant nibble of the register address is used to denote the respective MMD space. This nibble must be ignored during actual register access operation. For example, to access register 0x1836, use 0x1 as the MMD indicator and 0x0836 as the register address.

表 7-27. Register Access Summary

REGISTER FIELD	REGISTER ACCESS METHODS
0x0 through 0x1F	Direct Access
	Indirect Access, MMD1F = '11111' Example: to read register 0x17 in MMD1F field with no post increment Step 1) write 0x1F to register 0xD Step 2) write 0x17 to register 0xE Step 3) write 0x401F to register 0xD Step 4) read register 0xE
MMD1F Field 0x20 - 0xFFFF	Indirect Access, MMD1F = '11111' Example: to read register 0x462 in MMD1F field with no post increment Step 1) write 0x1F to register 0xD Step 2) write 0x462 to register 0xE Step 3) write 0x401F to register 0xD Step 4) read register 0xE
MMD1 Field 0x0 - 0xFFFF	Indirect Access, MMD1 = '00001' Example: to read register 0x7 in MMD1 field (register 0x1007) with no post increment Step 1) write 0x1 to register 0xD Step 2) write 0x7 to register 0xE Step 3) write 0x4001 to register 0xD Step 4) read register 0xE

7.6.2 DP83TC812 Registers

表 7-28 lists the memory-mapped registers for the DP83TC812 registers. All register offset addresses not listed in 表 7-28 should be considered as reserved locations and the register contents should not be modified.

表 7-28. DP83TC812 Registers

Offset	Acronym	Register Name	Section
0h	BMCR		セクション 7.6.2.1
1h	BMSR		セクション 7.6.2.2
2h	PHYIDR1		セクション 7.6.2.3
3h	PHYIDR2		セクション 7.6.2.4
10h	PHYSTS		セクション 7.6.2.5
11h	PHYSCR		セクション 7.6.2.6
12h	MISR1		セクション 7.6.2.7
13h	MISR2		セクション 7.6.2.8
15h	RECR		セクション 7.6.2.9
16h	BISCR		セクション 7.6.2.10
18h	MISR3		セクション 7.6.2.11
19h	REG_19		セクション 7.6.2.12
1Bh	TC10_ABORT_REG		セクション 7.6.2.13
1Eh	CDCR		セクション 7.6.2.14
1Fh	PHYRCR		セクション 7.6.2.15
41h	Register_41		セクション 7.6.2.16
133h	Register_133		セクション 7.6.2.17
17Fh	Register_17F		セクション 7.6.2.18
180h	Register_180		セクション 7.6.2.19
181h	Register_181		セクション 7.6.2.20
182h	Register_182		セクション 7.6.2.21
183h	LPS_CFG4		セクション 7.6.2.22
184h	LPS_CFG		セクション 7.6.2.23
185h	LPS_CFG5		セクション 7.6.2.24
187h	LPS_CFG7		セクション 7.6.2.25
188h	LPS_CFG8		セクション 7.6.2.26
189h	LPS_CFG9		セクション 7.6.2.27
18Ah	LPS_CFG10		セクション 7.6.2.28
18Bh	LPS_CFG2		セクション 7.6.2.29
18Ch	LPS_CFG3		セクション 7.6.2.30
18Eh	LPS_STATUS		セクション 7.6.2.31
300h	TDR_TX_CFG		セクション 7.6.2.32
301h	TAP_PROCESS_CFG		セクション 7.6.2.33
302h	TDR_CFG1		セクション 7.6.2.34
303h	TDR_CFG2		セクション 7.6.2.35
304h	TDR_CFG3		セクション 7.6.2.36
305h	TDR_CFG4		セクション 7.6.2.37
306h	TDR_CFG5		セクション 7.6.2.38
310h	TDR_TC1		セクション 7.6.2.39

表 7-28. DP83TC812 Registers (続き)

Offset	Acronym	Register Name	Section
430h	A2D_REG_48		セクション 7.6.2.40
444h	A2D_REG_68		セクション 7.6.2.41
450h	LEDS_CFG_1		セクション 7.6.2.42
451h	LEDS_CFG_2		セクション 7.6.2.43
452h	IO_MUX_CFG_1		セクション 7.6.2.44
453h	IO_MUX_CFG_2		セクション 7.6.2.45
456h	IO_MUX_CFG		セクション 7.6.2.46
457h	IO_STATUS_1		セクション 7.6.2.47
458h	IO_STATUS_2		セクション 7.6.2.48
45Dh	CHIP_SOR_1		セクション 7.6.2.49
45Fh	LED1_CLKOUT_ANA_CTRL		セクション 7.6.2.50
485h	PCS_CTRL_1		セクション 7.6.2.51
486h	PCS_CTRL_2		セクション 7.6.2.52
489h	TX_INTER_CFG		セクション 7.6.2.53
496h	JABBER_CFG		セクション 7.6.2.54
497h	TEST_MODE_CTRL		セクション 7.6.2.55
4A0h	RXF_CFG		セクション 7.6.2.56
553h	PG_REG_4		セクション 7.6.2.57
560h	TC1_CFG_RW		セクション 7.6.2.58
561h	TC1_LINK_FAIL_LOSS		セクション 7.6.2.59
562h	TC1_LINK_TRAINING_TIME		セクション 7.6.2.60
600h	RGMII_CTRL		セクション 7.6.2.61
601h	RGMII_FIFO_STATUS		セクション 7.6.2.62
602h	RGMII_CLK_SHIFT_CTRL		セクション 7.6.2.63
608h	SGMII_CTRL_1		セクション 7.6.2.64
60Ah	SGMII_STATUS		セクション 7.6.2.65
60Ch	SGMII_CTRL_2		セクション 7.6.2.66
60Dh	SGMII_FIFO_STATUS		セクション 7.6.2.67
618h	PRBS_STATUS_1		セクション 7.6.2.68
619h	PRBS_CTRL_1		セクション 7.6.2.69
61Ah	PRBS_CTRL_2		セクション 7.6.2.70
61Bh	PRBS_CTRL_3		セクション 7.6.2.71
61Ch	PRBS_STATUS_2		セクション 7.6.2.72
61Dh	PRBS_STATUS_3		セクション 7.6.2.73
61Eh	PRBS_STATUS_4		セクション 7.6.2.74
620h	PRBS_STATUS_5		セクション 7.6.2.75
622h	PRBS_STATUS_6		セクション 7.6.2.76
623h	PRBS_STATUS_7		セクション 7.6.2.77
624h	PRBS_CTRL_4		セクション 7.6.2.78
625h	PATTERN_CTRL_1		セクション 7.6.2.79
626h	PATTERN_CTRL_2		セクション 7.6.2.80
627h	PATTERN_CTRL_3		セクション 7.6.2.81

表 7-28. DP83TC812 Registers (続き)

Offset	Acronym	Register Name	Section
628h	PMATCH_CTRL_1		セクション 7.6.2.82
629h	PMATCH_CTRL_2		セクション 7.6.2.83
62Ah	PMATCH_CTRL_3		セクション 7.6.2.84
639h	TX_PKT_CNT_1		セクション 7.6.2.85
63Ah	TX_PKT_CNT_2		セクション 7.6.2.86
63Bh	TX_PKT_CNT_3		セクション 7.6.2.87
63Ch	RX_PKT_CNT_1		セクション 7.6.2.88
63Dh	RX_PKT_CNT_2		セクション 7.6.2.89
63Eh	RX_PKT_CNT_3		セクション 7.6.2.90
648h	RMII_CTRL_1		セクション 7.6.2.91
649h	RMII_STATUS_1		セクション 7.6.2.92
64Ah	RMII_OVERRIDE_CTRL		セクション 7.6.2.93
871h	dsp_reg_71		セクション 7.6.2.94
1000h	MMD1_PMA_CTRL_1		セクション 7.6.2.95
1001h	MMD1_PMA_STATUS_1		セクション 7.6.2.96
1007h	MMD1_PMA_STAUS_2		セクション 7.6.2.97
100Bh	MMD1_PMA_EXT_ABILITY_1		セクション 7.6.2.98
1012h	MMD1_PMA_EXT_ABILITY_2		セクション 7.6.2.99
1834h	MMD1_PMA_CTRL_2		セクション 7.6.2.100
1836h	MMD1_PMA_TEST_MODE_CTRL		セクション 7.6.2.101
3000h	MMD3_PCS_CTRL_1		セクション 7.6.2.102
3001h	MMD3_PCS_Status_1		セクション 7.6.2.103

Complex bit access types are encoded to fit into small table cells. 表 7-29 shows the codes that are used for access types in this section.

表 7-29. DP83TC812 Access Type Codes

Access Type	Code	Description
Read Type		
H	H	Set or cleared by hardware
R	R	Read
RC	R C	Read to Clear
RH	R H	Read Set or cleared by hardware
Write Type		
W	W	Write
W0S	W 0S	Write 0 to set
W1S	W 1S	Write 1 to set
WSC	W	Write
Reset or Default Value		
-n		Value after reset or the default value

7.6.2.1 BMCR Register (Offset = 0h) [Reset = 2100h]

BMCR is shown in 表 7-30.

Return to the [Summary Table](#).

表 7-30. BMCR Register Field Descriptions

Bit	Field	Type	Reset	Description
15	MII_reset	RH/W1S	0h	MII Reset. This bit will reset the Digital blocks of the PHY and return registers 0x0-0x0F back to default values. Other register will not be affected. 0h = No reset 1h = Digital in reset and all MII regs (0x0 - 0xF) reset to default
14	xMII Loopback	R/W	0h	xMII Loopback: 1 = xMII Loopback enabled 0 = Normal Operation When xMII loopback mode is activated, the transmitted data presented on xMII TXD is looped back to xMII RXD internally. There is no LINK indication generated when xMII loopback is enabled. 1h = Enable Loopback from G/MII input to G/MII output
13	Manual_speed_MII	R	1h	Speed Selection: Always 100-Mbps Speed
12	Auto-Negotiation Enable	R	0h	Auto-Negotiation: Not supported on this device 0h = Disable Auto-Negotiation
11	Power Down	R/W	0h	Power Down: The PHY is powered down after this bit is set. Only register access is enabled during this power down condition. The power down mode can be controlled via this bit or via INT_N pin. INT_N pin needs to be configured to operate as power down control. This bit is OR-ed with the input from the INT_N pin. When the active low INT_N is asserted, this bit is set. 0h = Normal Mode 1h = IEEE Power Down
10	Isolate	R/W	0h	Isolate: Isolates the port from the xMII with the exception of the serial management interface 0h = Normal Mode 1h = Enable Isolate Mode
9	RESERVED	R	0h	Reserved
8	Duplex Mode	R	1h	1 = Full Duplex 0 = Half duplex 0h = Half duplex 1h = Full Duplex
7	RESERVED	R/W	0h	Reserved
6-0	RESERVED	R	0h	Reserved

7.6.2.2 BMSR Register (Offset = 1h) [Reset = 0061h]

BMSR is shown in 表 7-31.

Return to the [Summary Table](#).

表 7-31. BMSR Register Field Descriptions

Bit	Field	Type	Reset	Description
15	100Base-T4	R	0h	Always 0 - PHY not able to perform 100Base-T4
14	100Base-X Full Duplex	R	0h	1 = PHY able to perform full duplex 100Base-X 0 = PHY not able to perform full duplex 100Base-X 0h = PHY not able to perform full duplex 100Base-X 1h = PHY able to perform full duplex 100Base-X
13	100Base-X Half Duplex	R	0h	1 = PHY able to perform half duplex 100Base-X 0 = PHY not able to perform half duplex 100Base-X 0h = PHY not able to perform half duplex 100Base-X 1h = PHY able to perform half duplex 100Base-X
12	10 Mbps Full Duplex	R	0h	1 = PHY able to operate at 10Mbps in full duplex 0 = PHY not able to operate at 10Mbps in full duplex 0h = PHY not able to operate at 10Mbps in full duplex 1h = PHY able to operate at 10Mbps in full duplex
11	10 Mbps Half Duplex	R	0h	1 = PHY able to operate at 10Mbps in half duplex 0 = PHY not able to operate at 10Mbps in half duplex 0h = PHY not able to operate at 10Mbps in half duplex 1h = PHY able to operate at 10Mbps in half duplex
10-7	RESERVED	R	0h	Reserved
6	MF Preamble Suppression	R	1h	1 = PHY will accept management frames with preamble suppressed 0 = PHY will not accept management frames with preamble suppressed 0h = PHY will not accept management frames with preamble suppressed 1h = PHY will accept management frames with preamble suppressed
5	Auto-Negotiation Complete	R	1h	1 = Auto-Negotiation process completed 0 = Auto Negotiation process not completed (either still in process, disabled or reset) 0h = Auto Negotiation process not completed (either still in process, disabled or reset) 1h = Auto-Negotiation process completed
4	Remote fault	H	0h	1 = Remote fault condition detected 0 = No remote fault condition detected 0h = No remote fault condition detected 1h = Remote fault condition detected
3	Auto-Negotiation Ability	R	0h	1 = PHY is able to perform Auto-Negotiation 0 = PHY is not able to perform Auto-Negotiation 0h = PHY is not able to perform Auto-Negotiation 1h = PHY is able to perform Auto-Negotiation
2	Link status	R	0h	Link Status bit 0h = Link is down 1h = Link is up
1	jabber detect	H	0h	1= jabber condition detected 0 = No jabber condition detected 0h = No jabber condition detected 1h = jabber condition detected
0	Extended Capability	R	1h	1 = Extended register capabilities 0 = Basic register set capabilities only 0h = Basic register set capabilities only 1h = Extended register capabilities

7.6.2.3 PHYIDR1 Register (Offset = 2h) [Reset = 2000h]

PHYIDR1 is shown in [表 7-32](#).

Return to the [Summary Table](#).

表 7-32. PHYIDR1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-0	Organizationally Unique Identifier Bits 21:6	R	2000h	Organizationally Unique Identification Number

7.6.2.4 PHYIDR2 Register (Offset = 3h) [Reset = A271h]

PHYIDR2 is shown in [表 7-33](#).

Return to the [Summary Table](#).

表 7-33. PHYIDR2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-10	Organizationally Unique Identifier Bits 5:0	R	28h	Organizationally Unique Identification Number
9-4	Model Number	R	27h	Vendor Model Number: The six bits of vendor model number are mapped from bits 9 to 4
3-0	Revision Number	R	1h	Device Revision Number 0h = Silicon Rev 1.0 1h = Silicon Rev 2.0

7.6.2.5 PHYSTS Register (Offset = 10h) [Reset = 0004h]

PHYSTS is shown in [表 7-34](#).

Return to the [Summary Table](#).

表 7-34. PHYSTS Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	RESERVED	R	0h	Reserved
13	receive_error_latch	H	0h	RxerrCnt0 since last read.clear on read
12	RESERVED	H	0h	Reserved
11	RESERVED	H	0h	Reserved
10	signal_detect	R/W0S	0h	Channel ok latch low 0h = Channel ok had been reset 1h = Channel ok is set
9	descrambler_lock	R/W0S	0h	Descrambler lock latch low 0h = Descrambler had been locked 1h = Descrambler is locked
8	RESERVED	R	0h	Reserved
7	mii_interrupt	H	0h	Interrupts pin status, cleared on reading 0x12 1b0 = Interrupts pin not set 1b1 = Interrupt pin had been set
6	RESERVED	R	0h	Reserved
5	jabber_dtct	R	0h	duplicate from reg.0x1.1
4	RESERVED	H	0h	Reserved
3	loopback_status	R	0h	MII loopback status 0h = No MII loopback 1h = MII loopback
2	duplex_status	R	1h	Duplex mode status 0h = Half duplex 1h = Full duplex
1	RESERVED	R	0h	Reserved
0	link_status	R	0h	duplication of reg.0x1.2 - link_status_bit 0h = Link is down 1h = Link is up

7.6.2.6 PHYSCR Register (Offset = 11h) [Reset = 010Bh]

PHYSCR is shown in 表 7-35.

Return to the [Summary Table](#).

表 7-35. PHYSCR Register Field Descriptions

Bit	Field	Type	Reset	Description
15	dis_clk_125	R/W	0h	1 = Disable CLK125 (Sourced by the CLK125 port) 1h = Disable CLK125 (Sourced by the CLK125 port)
14	pwr_save_mode_en	R/W	0h	Enable power save mode config from reg
13-12	pwr_save_mode	R/W	0h	Power Save Mode 0h = Normal mode 1h = IEEE mode: power down all digital and analog blocks, if bit [11] set to zero, PLL is also powered down 10 = Reserved 11 = Reserved
11	sgmii_soft_reset	R/WSC	0h	Reset SGMII
10	use_PHYAD0_as_Isolate	R/W	0h	1- when phy_addr == 0, isolate MAC Interface 0- do not Isolate for PHYAD == 0. 0h = do not Isolate for PHYAD is 0. 1h = when phy_addr is 0, isolate MAC Interface
9-8	tx_fifo_depth	R/W	1h	RMII TX fifo depth 0h = 4 nibbles 1h = 5 nibbles Ah = 6 nibbles Bh = 8 nibbles
7	RESERVED	R/W	0h	Reserved
6-4	RESERVED	R	0h	Reserved
3	int_pol	R/W	1h	Interrupt Polarity 0h = Steady state (normal operation) without an interrupt is logical 0; during interrupt, pin is logical 1 1h = Steady state (normal operation) without an interrupt is logical 1; during interrupt, pin is logical 0
2	force_interrupt	R/W	0h	Force interrupt pin 0h = Do not force interrupt pin 1h = Force interrupt pin
1	INTEN	R/W	1h	Enable interrupts 0h = Disable interrupts 1h = Enable interrupts
0	INT_OE	R/W	1h	Interrupt/Power down pin configuration 0h = PIN is a power down PIN (input) 1h = PIN is an interrupt pin (output)

7.6.2.7 MISR1 Register (Offset = 12h) [Reset = 0000h]

MISR1 is shown in 表 7-36.

Return to the [Summary Table](#).

表 7-36. MISR1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED	H	0h	Reserved
14	energy_det_int	H	0h	This INT can be asserted upon Rising edge only of energy_det signal using reg0x101 bit [0] : cfg_energy_det_int_le_only. status output of energy_det_hist signal on reg0x19 bit[10]. 0h = No Change of energy detected 1h = Change of energy_detected (both rising and falling edges)
13	link_int	H	0h	Link status change interrupt 0h = No change of link status interrupt pending. 1h = Change of link status interrupt is pending and is cleared by the current read.
12	wol_int	H	0h	Interrupt bit indicating that WOL packet is received 0h = No WoL interrupt pending. 1h = WoL packet received interrupt is pending and is cleared by the current read.
11	esd_int	H	0h	1 = ESD detected interrupt is pending and is cleared by the current read. 0 = No ESD interrupt pending.
10	ms_train_done_int	H	0h	1 = M/S Link Training Completed interrupt is pending and is cleared by the current read. 0 = No M/S Link Training Completed interrupt pending.
9	fhf_int	H	0h	1 = False carrier counter half-full interrupt is pending and is cleared by the current read. 0 = No false carrier counter half-full interrupt pending.
8	rhf_int	H	0h	1 = Receive error counter half-full interrupt is pending and is cleared by the current read. 0 = No receive error carrier counter half-full interrupt pending.
7	RESERVED	R/W	0h	Reserved
6	energy_det_int_en	R/W	0h	Enable Interrupt on change of Energy Detect histr. Status
5	link_int_en	R/W	0h	Enable Interrupt on change of link status
4	wol_int_en	R/W	0h	Enable Interrupt on WoL detection
3	esd_int_en	R/W	0h	Enable Interrupt on ESD detect event
2	ms_train_done_int_en	R/W	0h	Enable Interrupt on M/S Link Training Completed event
1	fhf_int_en	R/W	0h	Enable Interrupt on False Carrier Counter Register half-full event
0	rhf_int_en	R/W	0h	Enable Interrupt on Receive Error Counter Register half-full event

7.6.2.8 MISR2 Register (Offset = 13h) [Reset = 0000h]

MISR2 is shown in 表 7-37.

Return to the [Summary Table](#).

表 7-37. MISR2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	under_volt_int	H	0h	1 = Under Voltage has been detected 0 = Under Voltage has not been detected 0h = Under Voltage has not been detected 1h = Under Voltage has been detected
14	over_volt_int	H	0h	1 = Over Voltage has been detected 0 = Over Voltage has not been detected 0h = Over Voltage has not been detected 1h = Over Voltage has been detected
13	RESERVED	H	0h	Reserved
12	RESERVED	H	0h	Reserved
11	RESERVED	H	0h	Reserved
10	sleep_int	H	0h	1 = Sleep mode has changed 0 = Sleep mode has not changed 0h = Sleep mode has not changed 1h = Sleep mode has changed
9	pol_int	H	0h	The device has auto-polarity correction when operating in slave mode. This bit will reflect if polarity was automatically swapped or not. 0h = Data polarity has not changed 1h = Data polarity has changed
8	jabber_int	H	0h	1 = Jabber detected 0 = Jabber not detected 0h = Jabber not detected 1h = Jabber detected
7	under_volt_int_en	R/W	0h	0 = Disable interrupt 0h = Disable interrupt
6	over_volt_int_en	R/W	0h	0 = Disable interrupt 0h = Disable interrupt
5	page_rcvd_int_en	R/W	0h	1 = Enable interrupt 1h = Enable interrupt
4	Fifo_int_en	R/W	0h	1 = Enable interrupt 1h = Enable interrupt
3	RESERVED	R/W	0h	Reserved
2	sleep_int_en	R/W	0h	1 = Enable interrupt 1h = Enable interrupt
1	pol_int_en	R/W	0h	1 = Enable interrupt 1h = Enable interrupt
0	jabber_int_en	R/W	0h	1 = Enable interrupt 1h = Enable interrupt

7.6.2.9 RECR Register (Offset = 15h) [Reset = 0000h]

RECR is shown in 表 7-38.

Return to the [Summary Table](#).

表 7-38. RECR Register Field Descriptions

Bit	Field	Type	Reset	Description
15-0		RC	0h	RX_ER Counter: When a valid carrier is presented (only while RX_DV is set), and there is at least one occurrence of an invalid data symbol, this 16-bit counter increments for each receive error detected. The RX_ER counter does not count in xMII loopback mode. The counter stops when it reaches its maximum count (0xFFFF). When the counter exceeds half-full (0x7FFF), an interrupt is generated. This register is cleared on read.

7.6.2.10 BSCR Register (Offset = 16h) [Reset = 0100h]

BSCR is shown in 表 7-39.

Return to the [Summary Table](#).

表 7-39. BSCR Register Field Descriptions

Bit	Field	Type	Reset	Description
15-11	RESERVED	R	0h	Reserved
10	prbs_sync_loss	H	0h	Prbs lock lost latch status 0h = Prbs lock never lost 1h = Prbs lock had been lost
9	RESERVED	R	0h	Reserved
8	core_pwr_mode	R	1h	1b0 = Core is in power down or sleep mode 1b1 = Core is is normal power mode 0h = Core is in power down or sleep mode 1h = Core is is normal power mode
7	RESERVED	R	0h	Reserved
6	tx_mii_lpbk	R/W	0h	Transmit data control during xMII Loopback 0h = Suppress data during xMII loopback 1h = Transmit data on MDI during xMII loopback
5-2	loopback_mode	R/W	0h	Loopback Modes (Bit [1:0] should be 0) 1h = Digital Loopback 2h = Analog Loopback 4h = Reverse Loopback 8h = External Loopback
1	pcs_lpbck	R/W	0h	PCS loopback after PAM3 0h = Disable PCS Loopback 1h = Enable PCS Loopback
0	RESERVED	R/W	0h	Reserved

7.6.2.11 MISR3 Register (Offset = 18h) [Reset = 00X5h]

MISR3 is shown in 表 7-40.

Return to the [Summary Table](#).

表 7-40. MISR3 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED	H	0h	Reserved
14	no_link_int	H	0h	1= Link has not been observed within time programmed in 0x562 once training has started. 0= Link up is still in progress or Link has already formed 0h = Link up is still in progress or Link has already formed 1h = Link has not been observed within time programmed in 0x562 once training has started.
13	sleep_fail_int	H	0h	0h = Sleep negotiation not failed yet 1h = Sleep negotiation failed
12	POR_done_int	H	0h	0h = POR not completed yet 1h = POR completed (required for re-initialization of registers when we come out of sleep)
11	no_frame_int	H	0h	0h = Frame was detected 1h = No Frame detected for transmission or reception in given time
10	wake_req_int	H	0h	0h = Wake-up request not received 1h = Wake-up request command was received from remote PHY
9	WUP_sleep_int	H	0h	0h = WUP not received 1h = WUP received from remote PHY when in sleep
8	LPS_int	H	0h	0h = LPS symbols not detected 1h = LPS symbols detected
7	wup_psv_int_en	R/W	Xh	0h = Disable interrupt 1h = Enable interrupt
6	no_link_int_en	R/W	0h	0h = Disable interrupt 1h = Enable interrupt
5	sleep_fail_int_en	R/W	1h	0h = Disable interrupt 1h = Enable interrupt
4	POR_done_int_en	R/W	0h	0h = Disable interrupt 1h = Enable interrupt
3	no_frame_int_en	R/W	0h	0h = Disable interrupt 1h = Enable interrupt
2	wake_req_int_en	R/W	1h	0h = Disable interrupt 1h = Enable interrupt
1	WUP_sleep_int_en	R/W	0h	0h = Disable interrupt 1h = Enable interrupt
0	LPS_int_en	R/W	1h	0h = Disable interrupt 1h = Enable interrupt

7.6.2.12 REG_19 Register (Offset = 19h) [Reset = 0800h]

REG_19 is shown in 表 7-41.

Return to the [Summary Table](#).

表 7-41. REG_19 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-14	RESERVED	R	0h	Reserved
13	RESERVED	R	0h	Reserved
12	RESERVED	R	0h	Reserved
11	RESERVED	R	0h	Reserved
10	dsp_energy_detect	R	0h	DSP energy detected status
9-5	RESERVED	R	0h	Reserved
4-0	PHY_ADDR	R	0h	PHY address decode from straps

7.6.2.13 TC10_ABORT_REG Register (Offset = 1Bh) [Reset = 0000h]

TC10_ABORT_REG is shown in 表 7-42.

Return to the [Summary Table](#).

表 7-42. TC10_ABORT_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
15-2	RESERVED	R	0h	Reserved
1	cfg_tc10_abort_gpio_en	R/W	0h	enables aborting TC10 via GPIO. one of CLKOUT/LED_1 pins which is being used as an LED can be used to abort 0h = disable TC10 abort via GPIO 1h = enable TC10 abort via GPIO
0	cfg_sleep_abort	R/W	0h	loc_sleep_abprt as defined by TC10 standard. Aborts sleep negotiation while in SLEEP_ACK state 0h = allow TC10 sleep negotiation 1h = abort TC10 sleep negotiation

7.6.2.14 CDCR Register (Offset = 1Eh) [Reset = 0000h]

CDCR is shown in 表 7-43.

Return to the [Summary Table](#).

表 7-43. CDCR Register Field Descriptions

Bit	Field	Type	Reset	Description
15	tdr_start	RH/W1S	0h	clr by tdr done Start TDR manually 0h = No TDR 1h = TDR start
14	cfg_tdr_auto_run	R/W	0h	Enable TDR auto run on link down 0h = TDR start manually 1h = TDR start automatically on link down
13-2	RESERVED	R	0h	Reserved
1	tdr_done	R	0h	TDR done status 0h = TDR still not done 1h = TDR done
0	tdr_fail	R	0h	TDR fail status

7.6.2.15 PHYRCR Register (Offset = 1Fh) [Reset = 0000h]

PHYRCR is shown in 表 7-44.

Return to the [Summary Table](#).

表 7-44. PHYRCR Register Field Descriptions

Bit	Field	Type	Reset	Description
15	Software Global Reset	RH/W1S	0h	Hardware Reset(Reset digital + register file) 0h = Normal Operation 1h = Resets PHY and clears registers. Does not resample the straps. This bit is self cleared.
14	Digital reset	RH/W1S	0h	Software Restart 0h = Normal Operation 1h = Restart PHY. Resets PHY but does not clear registers. Does not resample the straps. This bit is self cleared.
13	RESERVED	R/W	0h	Reserved
12-8	RESERVED	R/W	0h	Reserved
7	Standby_mode	R/W	0h	Standby Mode 0h = Normal operation 1h = Standby mode enabled
6	RESERVED	R/W	0h	Reserved
5	RESERVED	R	0h	Reserved
4-0	RESERVED	R/W	0h	Reserved

7.6.2.16 Register_41 (Offset = 41h) [Reset = 88F7h]

Register_41 is shown in 表 7-45.

Return to the [Summary Table](#).

表 7-45. Register_41 Field Descriptions

Bit	Field	Type	Reset	Description
15-0	cfg_ether_type_pattern	R/W	88F7h	Ethertype pattern to be detected when 0x40[0] is enabled

7.6.2.17 Register_133 (Offset = 133h) [Reset = 0000h]

Register_133 is shown in 表 7-46.

Return to the [Summary Table](#).

表 7-46. Register_133 Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	link_up_c_and_s	R	0h	link up for C & S
13	link_status_pc	R	0h	PHY control in SEND_DATA state
12	link_status	R	0h	link status set by link monitor
11-8	RESERVED	R	0h	Reserved
7	RESERVED	R	0h	Reserved
6	RESERVED	R	0h	Reserved
5	RESERVED	R	0h	Reserved
4	RESERVED	R	0h	Reserved
3	RESERVED	R	0h	Reserved
2	descr_sync	R	0h	Status of descrambler 0h = Scrambler Not Locked 1h = Scrambler Locked
1	loc_rcvr_status	R	0h	Local receiver status 0h = Local PHY received link invalid 1h = Local PHY received link valid
0	rem_rcvr_status	R	0h	Remote receiver status 0h = Remote PHY received link invalid 1h = Remote PHY received link valid

7.6.2.18 Register_17F (Offset = 17Fh) [Reset = 4028h]

Register_17F is shown in 表 7-47.

Return to the [Summary Table](#).

表 7-47. Register_17F Field Descriptions

Bit	Field	Type	Reset	Description
15	cfg_en_wur_via_wake	R/W	0h	enable sending WUR when wake pin is asserted during active link. Duration of pulse on WAKE pin can be configured in 0x17F[7:0] 0h = disable sending WUR when pulse on wake pin 1h = enable sending WUR when pulse on wake pin
14	cfg_en_wup_via_wake	R/W	1h	enable sending WUP when device is woken by WAKE pin 0h = disables WUP 1h = enables WUP
13-8	RESERVED	R	0h	Reserved
7-0	cfg_wake_pin_len_fr_wur_th	R/W	28h	Width of pulse in microseconds required to initiate WUR during an active link

7.6.2.19 Register_180 (Offset = 180h) [Reset = 0000h]

Register_180 is shown in 表 7-48.

Return to the [Summary Table](#).

表 7-48. Register_180 Field Descriptions

Bit	Field	Type	Reset	Description
15-5	RESERVED	R	0h	Reserved
4-3	cfg_sleep_req_timer_sel	R/W	0h	Configure sleep request timer 0h = 16ms 1h = 4ms 2h = 32ms 3h = 40ms
2	RESERVED	R	0h	Reserved
1-0	cfg_sleep_ack_timer_sel	R/W	0h	Configure sleep acknowledge timer 0h = 8ms 1h = 6ms 2h = 24ms 3h = 32ms

7.6.2.20 Register_181 (Offset = 181h) [Reset = 0000h]

Register_181 is shown in 表 7-49.

Return to the [Summary Table](#).

表 7-49. Register_181 Field Descriptions

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	rx_lps_cnt	R	0h	indicates number of LPS codes received

7.6.2.21 Register_182 (Offset = 182h) [Reset = 0000h]

Register_182 is shown in [表 7-50](#).

Return to the [Summary Table](#).

表 7-50. Register_182 Field Descriptions

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	tx_lps_cnt	R	0h	indicates number of WUR codes received

7.6.2.22 LPS_CFG4 Register (Offset = 183h) [Reset = 0000h]

LPS_CFG4 is shown in 表 7-51.

Return to the [Summary Table](#).

表 7-51. LPS_CFG4 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	cfg_send_wup_dis_tx	R/W	0h	Write 1 to this bit to send WUP when PHY control is in DISABLE_TRANSMIT state
14	cfg_force_lps_sleep_en	R/W	0h	force control enable for sleep from LPS SM to PHY control SM
13	cfg_force_lps_sleep	R/W	0h	force value for sleep from LPS SM to PHY control SM
12	cfg_force_tx_lps_en	R/W	0h	force enable for TX_LPS
11	cfg_force_tx_lps	R/W	0h	force value for TX_LPS
10	cfg_force_lps_link_control_en	R/W	0h	force link control enable to LPS state machine
9	cfg_force_lps_link_control	R/W	0h	force link control value from LPS state machine
8	cfg_force_lps_st_en	R/W	0h	force enable for LPS state machine
7	RESERVED	R	0h	Reserved
6-0	cfg_force_lps_st	R/W	0h	force value of LPS state machine

7.6.2.23 LPS_CFG Register (Offset = 184h) [Reset = 0223h]

LPS_CFG is shown in 表 7-52.

Return to the [Summary Table](#).

表 7-52. LPS_CFG Register Field Descriptions

Bit	Field	Type	Reset	Description
15	cfg_reset_wur_cnt_rx_data	R/W	0h	When set, resets the WUR received symbol counter upon receiving data
14-13	RESERVED	R	0h	Reserved
12	cfg_reset_lps_cnt_rx_data	R/W	0h	When set, resets the LPS received symbol counter upon receiving data
11-10	RESERVED	R	0h	Reserved
9	cfg_reset_wur_cnt_tx_data	R/W	1h	When set, resets the transmitted WUR symbols count when sending data
8-7	RESERVED	R	0h	Reserved
6	cfg_reset_lps_cnt_tx_data	R/W	0h	When set, resets the transmitted LPS symbols count when sending data
5	cfg_wake_fwd_en_wup_psv_link	R/W	1h	control to enable/disable Wake forwarding on WAKE pin when WUP is received when in PASSIVE_LINK mode 0h = disables wake forwarding 1h = enables wake forwarding
4	cfg_wake_fwd_man_trig	R/W	0h	Write 1 to manually generate Wake forwarding signal on WAKE pin. This bit is self-cleared
3-2	cfg_wake_fwd_dig_timer	R/W	0h	when wake up request is received on an active link, the width of wake forwarding pulses are configurable to : 00: 50us 01: 500us 10: 2ms 11: 20ms
1	cfg_wake_fwd_en_wur	R/W	1h	If set, enables doing wake forwarding when WUR symbols are received 0h = Don't do wake forwarding on WAKE pin 1h = do wake forwarding on WAKE pin
0	cfg_wake_fwd_en_wup	R/W	1h	If set, enables doing wake forwarding when WUP symbols are received 0h = Don't do wake forwarding on WAKE pin 1h = do wake forwarding on WAKE pin

7.6.2.24 LPS_CFG5 Register (Offset = 185h) [Reset = 0000h]

LPS_CFG5 is shown in 表 7-53.

Return to the [Summary Table](#).

表 7-53. LPS_CFG5 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-13	cfg_wup_timer	R/W	0h	Time for which PHY control SM stays in WAKE_TRANSMIT b000: 1ms b001: 0.7ms b010: 1.3ms b011: 0.85ms b100: 1.5ms b101: 2ms b110: 2.5ms b111: 3ms
12-4	RESERVED	R	0h	Reserved
3-2	cfg_rx_wur_sym_gap	R/W	0h	max gap allowed b/w two WUR symbols for ack of WUR
1-0	cfg_rx_lps_sym_gap	R/W	0h	max gap allowed b/w two LPS symbols for ack of LPS

7.6.2.25 LPS_CFG7 Register (Offset = 187h) [Reset = 0000h]

LPS_CFG7 is shown in [表 7-54](#).

Return to the [Summary Table](#).

表 7-54. LPS_CFG7 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	cfg_tx_lps_stop_on_done	R/W	0h	configures the device to stop sending LPS codes once it is done sending the number of codes configures in 0x1879:0 0h = continues even after reaching limit 1h = stops after reaching limit
14-8	RESERVED	R	0h	Reserved
9-0	cfg_tx_lps_sel	R/W	0h	Indicates number of LPS symbols to be transmitted before tx_lps_done becomes true

7.6.2.26 LPS_CFG8 Register (Offset = 188h) [Reset = 0080h]

LPS_CFG8 is shown in [表 7-55](#).

Return to the [Summary Table](#).

表 7-55. LPS_CFG8 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	cfg_tx_wur_sel	R/W	80h	Indicates number of WUR symbols to be transmitted

7.6.2.27 LPS_CFG9 Register (Offset = 189h) [Reset = 0040h]

LPS_CFG9 is shown in [表 7-56](#).

Return to the [Summary Table](#).

表 7-56. LPS_CFG9 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	cfg_rx_lps_sel	R/W	40h	Indicates number of LPS symbols to be received to set lps_recv

7.6.2.28 LPS_CFG10 Register (Offset = 18Ah) [Reset = 0040h]

LPS_CFG10 is shown in [表 7-57](#).

Return to the [Summary Table](#).

表 7-57. LPS_CFG10 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-0	cfg_rx_wur_sel	R/W	40h	Indicates number of WUR symbols to be received to acknowledge WUR and do wake forwarding

7.6.2.29 LPS_CFG2 Register (Offset = 18Bh) [Reset = 1C4Bh]

LPS_CFG2 is shown in 表 7-58.

Return to the [Summary Table](#).

表 7-58. LPS_CFG2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12	cfg_stop_sleep_neg_on_n o_send_n	R/W	1h	If this bit is set, TC10 statemachine reverts back to NORMAL state from SLEEP_ACK or SLEEP_REQ states when Link is dropped
11	cfg_stop_sleep_neg_on_a ctivity	R/W	1h	When packets are either transmitted or received by the PHY, setting this bit Stops sleep negotiation and TC10 state machine reverts back to NORMAL state when it is in SLEEP_ACK or SLEEP_REQ state(when sleep negotiation is ongoing)
10	RESERVED	R/W	0h	Reserved
9	RESERVED	R/W	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7	RESERVED	R	0h	Ignore on read
6	cfg_auto_mode_en	R/W	1h	LPS autonomous mode enable if(RX_D3_strap ==1) reset_val = ~CLKOUT_strap else reset_val = ~LED_1_strap This bit is Auto-cleared after Link-Up 0h = AUTO mode disabled 1h = AUTO mode enable
5	cfg_lps_mon_en	R/W	0h	Normal to Standby Transition Enable 0h = Disable normal to standby transition on over temp/under volt 1h = Enable normal to standby transition on over temp/under volt
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	cfg_lps_sleep_en	R/W	1h	Enable transition to Standby mode instead of Sleep mode after successful sleep negotiation (referred to as TC10_SBY) 0h = Enter standby after negotiated LPS 1h = Enter sleep after negotiated LPS
0	RESERVED	R/W	0h	Reserved

7.6.2.30 LPS_CFG3 Register (Offset = 18Ch) [Reset = 0000h]

LPS_CFG3 is shown in [表 7-59](#).

Return to the [Summary Table](#).

表 7-59. LPS_CFG3 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-9	RESERVED	R	0h	Reserved
8-0	cfg_lps_pwr_mode	RH/W1S	0h	001h = Normal command 002h = Sleep request 010h = Standby command 080h = WUR command

7.6.2.31 LPS_STATUS Register (Offset = 18Eh) [Reset = 0000h]

LPS_STATUS is shown in [表 7-60](#).

Return to the [Summary Table](#).

表 7-60. LPS_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
15-7	RESERVED	R	0h	Reserved
6-0	status_lps_st	R	0h	LPS SM state 01h = SLEEP 02h = STANDBY 04h = NORMAL 08h = SLEEP_ACK 10h = SLEEP_REQ 20h = SLEEP_FAIL 40h = SLEEP_SILENT 41h = PASSIVE_LINK

7.6.2.32 TDR_TX_CFG Register (Offset = 300h) [Reset = 2710h]

TDR_TX_CFG is shown in 表 7-61.

Return to the [Summary Table](#).

表 7-61. TDR_TX_CFG Register Field Descriptions

Bit	Field	Type	Reset	Description
15-0	cfg_tdr_tx_duration	R/W	2710h	TDR transmit duration in usec, Default : 10000usec

7.6.2.33 TAP_PROCESS_CFG Register (Offset = 301h) [Reset = 1703h]

TAP_PROCESS_CFG is shown in 表 7-62.

Return to the [Summary Table](#).

表 7-62. TAP_PROCESS_CFG Register Field Descriptions

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12-8	cfg_end_tap_index	R/W	17h	End echo coefficient index for peak detect sweep during TDR
7-5	RESERVED	R	0h	Reserved
4-0	cfg_start_tap_index	R/W	3h	Starting echo coefficient index for peak detect sweep during TDR

7.6.2.34 TDR_CFG1 Register (Offset = 302h) [Reset = 0045h]

TDR_CFG1 is shown in [表 7-63](#).

Return to the [Summary Table](#).

表 7-63. TDR_CFG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7-4	cfg_forward_shadow	R/W	4h	Num of neighboring echo coeff taps to be considered for calculating local maximum
3-2	cfg_post_silence_time	R/W	1h	Post-Silence state timer in ms 0x00 : 0ms 0x01 : 10ms 0x10 : 100ms 0x11 : 1000ms
1-0	cfg_pre_silence_time	R/W	1h	Pre-Silence state timer in ms 0x00 : 0ms 0x01 : 10ms 0x10 : 100ms 0x11 : 1000ms

7.6.2.35 TDR_CFG2 Register (Offset = 303h) [Reset = 0419h]

TDR_CFG2 is shown in 表 7-64.

Return to the [Summary Table](#).

表 7-64. TDR_CFG2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12-8	cfg_tdr_filt_loc_offset	R/W	4h	tap index offset of dynamic peak equation, cfg_start_tap_index + 1'b1
7-0	cfg_tdr_filt_init	R/W	19h	Value of peak_th at x=start_tap_index of dynamic peak threshold equation

7.6.2.36 TDR_CFG3 Register (Offset = 304h) [Reset = 0030h]

TDR_CFG3 is shown in 表 7-65.

Return to the [Summary Table](#).

表 7-65. TDR_CFG3 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7-0	cfg_tdr_filt_slope	R/W	30h	Slope of dynamic peak threshold equation (0.4)

7.6.2.37 TDR_CFG4 Register (Offset = 305h) [Reset = 0004h]

TDR_CFG4 is shown in [表 7-66](#).

Return to the [Summary Table](#).

表 7-66. TDR_CFG4 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9	RESERVED	R/W	0h	Reserved
8-7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5-4	hpf_gain_tdr	R/W	0h	HPF gain code during TDR
3-0	pga_gain_tdr	R/W	4h	PGA gain code during TDR

7.6.2.38 TDR_CFG5 Register (Offset = 306h) [Reset = 000Ah]

TDR_CFG5 is shown in [表 7-67](#).

Return to the [Summary Table](#).

表 7-67. TDR_CFG5 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-5	RESERVED	R	0h	Reserved
4	cfg_half_open_det_en	R/W	0h	enables detection of half cable 0h = Disables half open detection 1h = Enables half open detection
3-0	cfg_cable_delay_num	R/W	Ah	Configure the propagation delay per meter of the cable in nanoseconds. This is used for the fault location estimation Valid values : 4 'd0 to 4 'd11 - [4.5:0.1:5.6]ns Default : 4 'd10 (5.5 ns)

7.6.2.39 TDR_TC1 Register (Offset = 310h) [Reset = 0000h]

TDR_TC1 is shown in [表 7-68](#).

Return to the [Summary Table](#).

表 7-68. TDR_TC1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-9	RESERVED	R	0h	Reserved
8	half_open_detect	R	0h	Half wire open detect value 0h = Half wire open not detected 1h = Half wire open detected
7	peak_detect	R	0h	Set if fault is detected in cable 0h = Fault not detected in cable 1h = Fault detected in cable
6	peak_sign	R	0h	Nature of discontinuity. Valid only if peak_detect is set 0h = Short to GND, supply, or between MDI pins 1h = Open. Applicable to both 1-wire and 2-wire open faults
5-0	peak_loc_in_meters	R	0h	Fault location in meters (Valid only if peak_detect is set)

7.6.2.40 A2D_REG_48 Register (Offset = 430h) [Reset = 0770h]

A2D_REG_48 is shown in 表 7-69.

Return to the [Summary Table](#).

表 7-69. A2D_REG_48 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12	RESERVED	R/W	0h	Reserved
11-8	dll_tx_delay_ctrl_rgmii_sl	R/W	7h	controls TX DLL in RGMII mode in Steps of 312.5ps, affects the CLK_90 output. Delay = ((Bit[11:8] in decimal) + 1)*312.5 ps
7-4	dll_rx_delay_ctrl_rgmii_sl	R/W	7h	Controls RX DLL in RGMII mode in Steps of 312.5ps, affects the CLK_90 output. Delay = ((Bit[7:4] in decimal) + 1)*312.5 ps
3-0	RESERVED	R/W	0h	Reserved

7.6.2.41 A2D_REG_68 Register (Offset = 444h) [Reset = 0000h]

A2D_REG_68 is shown in [表 7-70](#).

Return to the [Summary Table](#).

表 7-70. A2D_REG_68 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3	goto_sleep_force_val	R/W	0h	Sleep Mode Force Value:
2	goto_sleep_force_control	R/W	0h	Sleep Mode Force Control:
1	wake_fwd_force_val	R/W	0h	WAKE Output Force Value: 0h = Force low on WAKE pin if 0x0444[0]=1 1h = Force high on WAKE pin if 0x0444[0]=1
0	wake_fwd_force_control	R/W	0h	WAKE Output Value Force Control: 0h = Force Control Disable. 1h = Force Control Enable. Output value is set by 0x0444[1]

7.6.2.42 LEDS_CFG_1 Register (Offset = 450h) [Reset = 2610h]

LEDS_CFG_1 is shown in 表 7-71.

Return to the [Summary Table](#).

表 7-71. LEDS_CFG_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	leds_bypass_stretching	R/W	0h	0h = Normal Operation 1h = Bypass LEDs stretching
13-12	leds_blink_rate	R/W	2h	0h = 20Hz (50mSec) 1h = 10Hz (100mSec) Ah = 5Hz (200mSec) Bh = 2Hz (500mSec)
11-8	led_2_option	R/W	6h	Controls LED_2 sources (same as bits 3:0)
7-4	led_1_option	R/W	1h	Controls LED_1 sources (same as bits 3:0)
3-0	led_0_option	R/W	0h	Controls LED_0 source: 0h = link OK 1h = link OK + blink on TX/RX activity 2h = link OK + blink on TX activity 3h = link OK + blink on RX activity 4h = link OK + 100Base-T1 Master 5h = link OK + 100Base-T1 Slave 6h = TX/RX activity with stretch option 7h = Reserved 8h = Reserved 9h = Link lost (remains on until register 0x1 is read) Ah = PRBS error (toggles on error) Bh = XMMI TX/RX Error with stretch option

7.6.2.43 LEDS_CFG_2 Register (Offset = 451h) [Reset = 0049h]

LEDS_CFG_2 is shown in 表 7-72.

Return to the [Summary Table](#).

表 7-72. LEDS_CFG_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	clk_o_gpio_ctrl_3	R/W	0h	MSB of CLKOUT gpio control. This bit provides additional options for configuring CLKOUT If set to 1, it changes the effect of clk_o_gpio_ctrl bits of 0x453 Reg 0x453[2:0] will control CLKOUT as follows 0h = pwr_seq_done 1h = loc_wake_req from analog 2h = loc_wake_req to PHY control 3h = tx_lps_done 4h = tx_lps_done_64 5h = tx_lps 6h = pcs rx sm - receiving 7h = pcs tx sm - tx_enable
14	led_1_gpio_ctrl_3	R/W	0h	MSB of LED_1 gpio control. This bit provides additional options for configuring LED_0 If set to 1, it changes the effect of led_1_gpio_ctrl bits of 0x452 Reg 0x452[10:8] will control LED_1 as follows 0h = pwr_seq_done 1h = loc_wake_req from analog 2h = loc_wake_req to PHY control 3h = tx_lps_done 4h = tx_lps_done_64 5h = tx_lps 6h = pcs rx sm - receiving 7h = pcs tx sm - tx_enable
13	led_0_gpio_ctrl_3	R/W	0h	MSB of LED_0 gpio control. This bit provides additional options for configuring LED_0 If set to 1, it changes the effect of led_0_gpio_ctrl bits of 0x452 Reg 0x452[2:0] will control LED_0 as follows 0h = pwr_seq_done 1h = loc_wake_req from analog 2h = loc_wake_req to PHY control 3h = tx_lps_done 4h = tx_lps_done_64 5h = tx_lps 6h = pcs rx sm - receiving 7h = pcs tx sm - tx_enable
12-9	RESERVED	R	0h	Reserved
8	led_2_drv_en	R/W	0h	0h = LED_2 is in normal operation mode 1h = Drive the value of LED_2 (driven value is bit 7)
7	led_2_drv_val	R/W	0h	If bit #8 is set, this is the value of LED_2 Note: There is no LED_2, only if CLK_OUT is configured as LED_2
6	led_2_polarity	R/W	1h	LED_2 polarity. Note: There is no LED_2, only if CLK_OUT is configured as LED_2 0h = Active low 1h = Active high
5	led_1_drv_en	R/W	0h	Note: There is no LED_2, only if CLK_OUT is configured as LED_2 0h = LED_1 is in normal operation mode 1h = Drive the value of LED_1 (driven value is bit #4)
4	led_1_drv_val	R/W	0h	If bit #5 is set, this is the value of LED_1
3	led_1_polarity	R/W	1h	LED_1 polarity: if(RX_D3_strap == 1) reset_val = ~CLKOUT_strap else reset_val = ~LED_1_strap 0h = Active low 1h = Active high

表 7-72. LEDS_CFG_2 Register Field Descriptions (続き)

Bit	Field	Type	Reset	Description
2	led_0_drv_en	R/W	0h	0 - LED_0 is in normal operation mode 1 - Drive the value of LED_0 (driven value is bit #1)
1	led_0_drv_val	R/W	0h	If bit #2 is set, this is the value of LED_1
0	led_0_polarity	R/W	1h	LED_0 polarity: reset_val = ~LED_0_strap 0h = Active low 1h = Active high

7.6.2.44 IO_MUX_CFG_1 Register (Offset = 452h) [Reset = 0000h]

IO_MUX_CFG_1 is shown in 表 7-73.

Return to the [Summary Table](#).

表 7-73. IO_MUX_CFG_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	led_1_clk_div_2_en	R/W	0h	If led_1_gpio is configured to led_1_clk_source, Selects divide by 2 of clock at led_1_clk_source
14-12	led_1_clk_source	R/W	0h	In case clk_out is MUXed to LED_1 IO, this field controls clk_out source: 000b - XI clock 001b - 200M pll clock 010b - 67MHz ADC clock (recovered) 011b - Free 200MHz clock 100b - 25M MII clock derived from 200M LD clock 101b - 25MHz clock to PLL (XI or XI/2) or POR clock 110b - Core 100MHz clock 111b - 67MHz DSP clock (recovered, 1/3 duty cycle)
11	led_1_clk_inv_en	R/W	0h	If led_1_gpio is configured to led_1_clk_source, Selects inversion of clock at led_1_clk_source
10-8	led_1_gpio_ctrl	R/W	0h	controls the output of LED_1 IO: 000b - LED_1 (default: LINK + ACT) 001b - LED_1 Clock mux out 010b - WoL 011b - Under-Voltage indication 100b - 1588 TX 101b - 1588 RX 110b - ESD 111b - interrupt if(RX_D3_strap == 1) reset_val = 3'b001 else reset_val = 3'b000
7	led_0_clk_div_2_en	R/W	0h	If led_0_gpio is configured to led_0_clk_source, Selects divide by 2 of clock at led_0_clk_source
6-4	led_0_clk_source	R/W	0h	In case clk_out is MUXed to LED_0 IO, this field controls clk_out source: 0h = XI clock 1h = 200M pll clock 2h = 67MHz ADC clock (recovered) 3h = Free 200MHz clock 4h = 25M MII clock derived from 200M LD clock 5h = 25MHz clock to PLL (XI or XI/2) or POR clock 6h = Core 100MHz clock 7h = 67MHz DSP clock (recovered, 1/3 duty cycle)
3	led_0_clk_inv_en	R/W	0h	If led_0_gpio is configured to led_0_clk_source, Selects inversion of clock at led_0_clk_source
2-0	led_0_gpio_ctrl	R/W	0h	controls the output of LED_0 IO: 0h = LED_0 (default: LINK) 001b = LED_0 Clock mux out 010b = WoL 011b = Under-Voltage indication 100b = 1588 TX 101b = 1588 RX 110b = ESD 111b = interrupt

7.6.2.45 IO_MUX_CFG_2 Register (Offset = 453h) [Reset = 0001h]

IO_MUX_CFG_2 is shown in 表 7-74.

Return to the [Summary Table](#).

表 7-74. IO_MUX_CFG_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	cfg_tx_er_on_led1	R/W	0h	configures led_1 pin to tx_er pin and LED_1 pin is made input
14-9	RESERVED	R	0h	Reserved
8	clk_o_clk_div_2_en	R/W	0h	If clk_out is configured to output clk_o_clk_source, Selects divide by 2 of clock at clk_o_clk_source
7-4	clk_o_clk_source	R/W	0h	In case clk_out is MUXed to CLK_O IO, this field controls clk_out source: 0000b - XI clock 0001b - 200M pll clock 0010b - 67MHz ADC clock (recovered) 0011b - Free 200MHz clock 0100b - 25M MII clock derived from 200M LD clock 0101b - 25MHz clock to PLL (XI or XI/2) or POR clock 0110b - Core 100MHz clock 0111b - 67MHz DSP clock (recovered, 1/3 duty cycle) 1000b - CLK25_50 (50MHz in RMII, 25MHz in others) 1001b - 50M RMII RX clk 1010b - SGMII serl2 clk 1011b - SGMII deserl2 clk 1100b - 30ns tick 1101b - 40ns tick 1110b - DLL TX CLK 1111b - DLL RX CLK
3	clk_o_clk_inv_en	R/W	0h	If clk_out is configured to output clk_o_clk_source, Selects inversion of clock at clk_o_clk_source
2-0	clk_o_gpio_ctrl	R/W	1h	controls the output of CLK_O IO: 000b - LED_1 001b - CLKOUT Clock mux out 010b - WoL 011b - Under-Voltage indication 100b - 1588 TX 101b - 1588 RX 110b - ESD 111b - interrupt Automatically gets configured to 3'h0 if pin6(LED_1) is strapped As daisy chain CLKOUT if(RX_D3_strap == 1) reset_val = 3'b000 else reset_val = 3'b001

7.6.2.46 IO_MUX_CFG Register (Offset = 456h) [Reset = 0000h]

IO_MUX_CFG is shown in 表 7-75.

Return to the [Summary Table](#).

表 7-75. IO_MUX_CFG Register Field Descriptions

Bit	Field	Type	Reset	Description
15-14	rx_pins_pupd_value	R/W	0h	when RX pins PUPD force control is enabled, PUPD is controlled by this register 0h = No pull 1h = Pull up 2h = Pull down 3h = Reserved
13	rx_pins_pupd_force_control	R/W	0h	enables PUPD force control on RX MAC pins 0h = No force control 1h = enables force control
12-11	tx_pins_pupd_value	R/W	0h	when TX pins PUPD force control is enabled, PUPD is controlled by this register 0h = No pull 1h = Pull up 2h = Pull down 3h = Reserved
10	tx_pins_pupd_force_control	R/W	0h	enables PUPD force control on TX MAC pins 0h = No force control 1h = enables force control
9-5	mac_rx_impedance_ctrl	R/W	0h	This bit control the IO slew rate of the RX MAC interface pads in MII, RGMII, and RMII mode. 00000b - Fast Mode (Default) 00001b - Slow Mode
4-0	mac_tx_impedance_ctrl	R/W	0h	This bit adjusts the slew rate of TX_CLK in MII mode. 00000b - Fast Mode (Default) 00001b - Slow Mode

7.6.2.47 IO_STATUS_1 Register (Offset = 457h) [Reset = 0000h]

IO_STATUS_1 is shown in [表 7-76](#).

Return to the [Summary Table](#).

表 7-76. IO_STATUS_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-0	io_status_1	R	0h	If IO direction is controlled via register IO_MUX_CFG && IO_INPUT_MODE_1, and direction is INPUT (i.e. io_oe_n_force_ctrl=1, io_input_mode[*]=1) - shows the current value of the following IOs: bit 0 - RX_D3 bit 1 - TX_CLK bit 2 - TX_EN bit 3 - TX_D0 bit 4 - TX_D1 bit 5 - TX_D2 bit 6 - TX_D3 bit 7 - INT_N bit 8 - CLKOUT bit 9 - LED_0 bit 10 - RX_CLK bit 11 - RX_DV bit 12 - 0 bit 13 - RX_ERR bit 14 - LED_1 bit 15 - RX_D0

7.6.2.48 IO_STATUS_2 Register (Offset = 458h) [Reset = 0000h]

IO_STATUS_2 is shown in [表 7-77](#).

Return to the [Summary Table](#).

表 7-77. IO_STATUS_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-2	RESERVED	R	0h	Reserved
1-0	io_status_2	R	0h	"If IO direction is controlled via register IO_MUX_CFG & IO_INPUT_MODE_2, and direction is INPUT (i.e. io_oe_n_force_ctrl=1, io_input_mode[*]=1) - shows the current value of the following IOs: bit 0 - RX_D1 bit 1 - RX_D2 "

7.6.2.49 CHIP_SOR_1 Register (Offset = 45Dh) [Reset = 0000h]

CHIP_SOR_1 is shown in 表 7-78.

Return to the [Summary Table](#).

表 7-78. CHIP_SOR_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	
14	RESERVED	R	0h	Reserved
13	LED1_POR	R	0h	LED_1 strap sampled at power up
12	RX_D3_POR	R	0h	RX_D3 strap sampled at power up
11	RESERVED	R	0h	Reserved
10	RESERVED	R	0h	Reserved
9	LED0_STRAP	R	0h	LED_0 strap sampled at power up or reset
8	RXD3_STRAP	R	0h	RX_D3 strap sampled at reset
7	RXD2_STRAP	R	0h	RX_D2 strap sampled at power up or reset
6	RXD1_STRAP	R	0h	RX_D1 strap sampled at power up or reset
5	RXD0_STRAP	R	0h	RX_D0 strap sampled at power up or reset
4	RXCLK_STRAP	R	0h	RX_CLK strap sampled at power up or reset
3-2	RXER_STRAP	R	0h	RX_ER strap sampled at power up or reset
1-0	RXDV_STRAP	R	0h	RX_DV strap sampled at power up or reset

7.6.2.50 LED1_CLKOUT_ANA_CTRL Register (Offset = 45Fh) [Reset = 000Ch]

LED1_CLKOUT_ANA_CTRL is shown in 表 7-79.

Return to the [Summary Table](#).

表 7-79. LED1_CLKOUT_ANA_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED	R/W	0h	Reserved
14	RESERVED	R/W	0h	Reserved
13-5	RESERVED	R	0h	Reserved
4	clkout_ana_sel_1p0v_sl	R/W	0h	For selecting test line b/w analog test clocks
3-2	led_1_ana_mux_ctrl	R/W	3h	Selects the signal to be sent out on LED_1 pin Automatically selects output from digital if Pin6(LED_1) is strapped As daisy chain CLKOUT if(RX_D3_strap == 1) reset_val = 2'b00 else reset_val = 2'b11 0h = Daisy chain clock 1h = TX_TCLK for test modes 2h = ANA Test clock 3h = clkout_out_1p0v_sl from digital
1-0	clkout_ana_mux_ctrl	R/W	0h	Selects the signal to be sent out on CLKOUT pin Automatically selects output from digital if Pin6(LED_1) is strapped As daisy chain CLKOUT if(RX_D3_strap == 1) reset_val = 2'b11 else reset_val = 2'b00 0h = Daisy chain clock 1h = TX_TCLK for test modes 2h = ANA Test clock 3h = clkout_out_1p0v_sl from digital

7.6.2.51 PCS_CTRL_1 Register (Offset = 485h) [Reset = 1078h]

PCS_CTRL_1 is shown in 表 7-80.

Return to the [Summary Table](#).

表 7-80. PCS_CTRL_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	cfg_force_slave_phase1_done	R/W	0h	Force to say phase1 of DSP slave training done
13	cfg_dis_ipg_scr_lock_check	R/W	0h	Disable scrambler lock check during IPG
12	cfg_link_control	R/W	1h	Enable for the entire training/linkup to start
11-9	RESERVED	R	0h	Reserved
8-0	cfg_desc_first_lock_count	R/W	78h	Number of idle symbols to decide on scrambler lock

7.6.2.52 PCS_CTRL_2 Register (Offset = 486h) [Reset = 0A05h]

PCS_CTRL_2 is shown in [表 7-81](#).

Return to the [Summary Table](#).

表 7-81. PCS_CTRL_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-8	cfg_desc_error_count	R/W	Ah	Number of non-idle ymbols to look for to say scrambler unlocked
7-5	RESERVED	R	0h	Reserved
4-0	cfg_rem_rcvr_sts_error_count	R/W	5h	No of error symbols to rem rcvr status to go low

7.6.2.53 TX_INTER_CFG Register (Offset = 489h) [Reset = 0001h]

TX_INTER_CFG is shown in [表 7-82](#).

Return to the [Summary Table](#).

表 7-82. TX_INTER_CFG Register Field Descriptions

Bit	Field	Type	Reset	Description
15-3	RESERVED	R	0h	Reserved
2	cfg_force_tx_interleave	R/W	0h	Force interleave on Tx
1	cfg_tx_interleave_en	R/W	0h	Enable interleave on tx, if interleave detected on the Rx 0h = Interleave on Tx disabled 1h = Interleave on Tx enabled if interleave detected on Rx
0	cfg_interleave_det_en	R/W	1h	Enable interleave detection 0h = Disable Interleave Detection 1h = Enable Interleave Detection

7.6.2.54 JABBER_CFG Register (Offset = 496h) [Reset = 044Ch]

JABBER_CFG is shown in [表 7-83](#).

Return to the [Summary Table](#).

表 7-83. JABBER_CFG Register Field Descriptions

Bit	Field	Type	Reset	Description
15-11	RESERVED	R	0h	Reserved
10-0	cfg_rcv_jab_timer_val	R/W	44Ch	Jabber timeout count in usec

7.6.2.55 TEST_MODE_CTRL Register (Offset = 497h) [Reset = 01C0h]

TEST_MODE_CTRL is shown in [表 7-84](#).

Return to the [Summary Table](#).

表 7-84. TEST_MODE_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
15-10	RESERVED	R	0h	Reserved
9-4	cfg_test_mode1_symbol_cnt	R/W	1Ch	number of +1/-1 symbols to send in test_mode_1 $N = 2 + 2^*$ CFG_TEST_MODE1_SYMBOL_CNT
3-0	RESERVED	R	0h	Reserved

7.6.2.56 RXF_CFG Register (Offset = 4A0h) [Reset = 1000h]

RXF_CFG is shown in 表 7-85.

Return to the [Summary Table](#).

表 7-85. RXF_CFG Register Field Descriptions

Bit	Field	Type	Reset	Description
15-14	bits_nibbles_swap	R/W	0h	Option to swap bits / nibbles inside every RX data byte 0h = regular order, no swaps - RXD[3-0] 1h = swap bits order - RXD[0-3] Ah = swap nibbles order - { RXD[3-0] , RXD[7-4] } Bh = swap bits order in each nibble - { RXD[4-7] , RXD[0-3] }
13	sfd_byte	R/W	0h	0 - SFD is 0xD5 (i.e. RXF module searches 0xD5) 1 - SFD is 0x5D (i.e. RXF module searches 0x5D) 0h = SFD is 0xD5 (i.e. RXF module searches 0xD5) 1h = SFD is 0x5D (i.e. RXF module searches 0x5D)
12	RESERVED	R/W	0h	Reserved
11	RESERVED	R/W	0h	Reserved
10-9	RESERVED	R/W	0h	Reserved
8	RESERVED	R/W	0h	Reserved
7	enhanced_mac_support	R/W	0h	Enables enhanced RX features. This bit shall be set when using wakeup abilities, CRC check or RX 1588 indication
6	RESERVED	R/W	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R	0h	Reserved
0	RESERVED	R/W	0h	Reserved

7.6.2.57 PG_REG_4 Register (Offset = 553h) [Reset = 0000h]

PG_REG_4 is shown in [表 7-86](#).

Return to the [Summary Table](#).

表 7-86. PG_REG_4 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-14	RESERVED	R/W	0h	Reserved
13	force_pol_en	R/W	0h	Enable force on polarity 0h = Auto-polarity on MDI 1h = Force polarity on MDI
12	force_pol_val	R/W	0h	Polarity force value. Only valid if bit [13] is 1. 0h = Forced Normal polarity 1h = Forced Inverted polarity
11-0	RESERVED	R/W	0h	Reserved

7.6.2.58 TC1_CFG_RW Register (Offset = 560h) [Reset = 07E4h]

TC1_CFG_RW is shown in 表 7-87.

Return to the [Summary Table](#).

表 7-87. TC1_CFG_RW Register Field Descriptions

Bit	Field	Type	Reset	Description
15-14	RESERVED	R	0h	Reserved
13	RESERVED	R/W	0h	Reserved
12-11	cfg_link_status_metric	R/W	0h	selects following link up signals as defined by C&S 0h = link_up_c_and_s 1h = link_monitor_status 2h = (phy_control = SEND_DATA) 3h = comm_ready from TC1 spec
10-5	cfg_link_failure_multihot	R/W	3Fh	each bit enables logging of link failure in the given scenario: bit[5] - SQI greater than configured threshold in register cfg_bad_sqi_thrs bit[6] - RCV_JABBER_DET5 - BAD_SSD bit[7] - LINK_FAILED bit[8] - RX_ERROR bit[9] - BAD_END bit[10] - RESERVED
4-3	cfg_comm_timer_thrs	R/W	0h	selects the hysteresis timer value for TC1 comm ready 0h = 2ms 1h = 500us 2h = 1ms 3h = 4ms
2-0	cfg_bad_sqi_thrs	R/W	4h	SQI threshold used to increment Link Failure Count defined by TC1. Whenever SQI becomes worse than the threshold, link failure count (Register 0x0561 bit[9:0]) as defined by TC1 is incremented

7.6.2.59 TC1_LINK_FAIL_LOSS Register (Offset = 561h) [Reset = 0000h]

TC1_LINK_FAIL_LOSS is shown in [表 7-88](#).

Return to the [Summary Table](#).

表 7-88. TC1_LINK_FAIL_LOSS Register Field Descriptions

Bit	Field	Type	Reset	Description
15-10	link_losses	R	0h	Number of Link Losses occurred since last power cycle (as per TC1 specification)
9-0	link_failures	R	0h	Number of Link Failures causing NOT a link loss since last power cycle (as per TC1 specification)

7.6.2.60 TC1_LINK_TRAINING_TIME Register (Offset = 562h) [Reset = 0000h]

TC1_LINK_TRAINING_TIME is shown in [表 7-89](#).

Return to the [Summary Table](#).

表 7-89. TC1_LINK_TRAINING_TIME Register Field Descriptions

Bit	Field	Type	Reset	Description
15	comm_ready	R	0h	TC1 comm ready signal (Optimized link status indication for higher Layers to indicate if communication is possible via link) 0h = Communication Not Possible 1h = Communication Possible
14-8	RESERVED	R	0h	Reserved
7-0	lq_itt	R	0h	Link training time of the last link training (as per TC1 specification)

7.6.2.61 RGMII_CTRL Register (Offset = 600h) [Reset = 0030h]

RGMII_CTRL is shown in 表 7-90.

Return to the [Summary Table](#).

表 7-90. RGMII_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
15-7	RESERVED	R	0h	Reserved
6-4	rgmii_tx_half_full_th	R/W	3h	RGMII TX sync FIFO half full threshold in number of nibbles
3	cfg_rgmii_en	R/W	0h	RGMII enable bit Default from strap if(RX_D2_strap == 1) reset_val = 1 else reset_val = 0 0h = RGMII disable 1h = RGMII enable
2	inv_rgmii_txd	R/W	0h	Invert RGMII Tx wire order - full swap [3:0] -- [0:3]
1	inv_rgmii_rxd	R/W	0h	Invert RGMII Rx wire order - full swap [3:0] -- [0:3]
0	sup_tx_err_fd_rgmii	R/W	0h	this bit can disable the TX_ERR indication input

7.6.2.62 RGMII_FIFO_STATUS Register (Offset = 601h) [Reset = 0000h]

RGMII_FIFO_STATUS is shown in [表 7-91](#).

Return to the [Summary Table](#).

表 7-91. RGMII_FIFO_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
15-2	RESERVED	R	0h	Reserved
1	rgmii_tx_af_full_err	R	0h	RGMII Tx fifo full error
0	rgmii_tx_af_empty_err	R	0h	RGMII Tx fifo empty error

7.6.2.63 RGMII_CLK_SHIFT_CTRL Register (Offset = 602h) [Reset = 0000h]

RGMII_CLK_SHIFT_CTRL is shown in [表 7-92](#).

Return to the [Summary Table](#).

表 7-92. RGMII_CLK_SHIFT_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
15-2	RESERVED	R	0h	Reserved
1	cfg_rgmii_rx_clk_shift_sel	R/W	0h	0: clock and data are aligned 1: clock on PIN is delayed by 2ns relative to RGMII_RX data if({RX_D2_strap, RX_D1_strap} == 2'b11) reset_val = 1 else reset_val = 0 0h = clock and data are aligned 1h = clock on PIN is delayed by 2ns relative to RGMII_RX data
0	cfg_rgmii_tx_clk_shift_sel	R/W	0h	use this mode when RGMII_TX_CLK & RGMII_TXD are aligned if({RX_D2_strap, RX_D1_strap, RX_D0_strap} == 3'b101) reset_val = 1 else if({RX_D2_strap, RX_D1_strap, RX_D0_strap} == 3'b110) reset_val = 1 else reset_val = 0

7.6.2.64 SGMII_CTRL_1 Register (Offset = 608h) [Reset = 007Bh]

SGMII_CTRL_1 is shown in 表 7-93.

Return to the [Summary Table](#).

表 7-93. SGMII_CTRL_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	sgmii_tx_err_dis	R/W	0h	SGMII TX err disable bit
14	cfg_align_idx_force_en	R/W	0h	Force word boundray index selection
13-10	cfg_align_idx_value	R/W	0h	when cfg_align_idx_force is set, This value set the iword boundray index
9	cfg_sgmii_en	R/W	0h	SGMII enable bit Default from strap if({RX_D2_strap, RX_D1_strap, RX_D0_strap} == 3'b000) reset_val = 1 else reset_val = 0 0h = SGMII MAC i/f disabled 1h = SGMII MAC i/f enabled
8	cfg_sgmii_rx_pol_invert	R/W	0h	SGMII RX bus invert polarity
7	cfg_sgmii_tx_pol_invert	R/W	0h	SGMII TX bus invert polarity
6-5	serdes_tx_bits_order	R/W	3h	SERDES TX bits order (input to digital core)
4	serdes_rx_bits_order	R/W	1h	SERDES RX bits order (output of digital core) : 0 - MSB-first (default) 1 - LSB-first (reversed order)
3	cfg_sgmii_align_pkt_en	R/W	1h	For aligning the start of read out TX packet (towards serializer) w/ tx_even pulse. To sync with the Code_Group/OSET FSM code slots. Default is '1', when using '0' we go back to Gemini code
2-1	sgmii_autoneg_timer	R/W	1h	Selects duration of SGMII Auto-Negotiation timer 0h = 1.6ms 1h = 2us 2h = 800us 3h = 11ms
0	sgmii_autoneg_en	R/W	1h	sgmii auto negotiation enable 0h = SGMII autoneg disabled 1h = SGMII autoneg enabled

7.6.2.65 SGMII_STATUS Register (Offset = 60Ah) [Reset = 0000h]

SGMII_STATUS is shown in 表 7-94.

Return to the [Summary Table](#).

表 7-94. SGMII_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12	sgmii_page_received	R	0h	Clear on read bit. Indicates that a new auto neg page was received
11	link_status_1000bx	R	0h	sgmii link status 0h = SGMII link is down 1h = SGMII link is up
10	sgmii_autoneg_complete	R	0h	sgmii autoneg complete indication 0h = SGMII autoneg incomplete 1h = SGMII autoneg completed
9	cfg_align_en	R	0h	word boundary FSM - align indication
8	cfg_sync_status	R	0h	word boundary FSM - sync status indication
7-4	cfg_align_idx	R	0h	word boundary index selection
3-0	RESERVED	R	0h	Reserved

7.6.2.66 SGMII_CTRL_2 Register (Offset = 60Ch) [Reset = 0024h]

SGMII_CTRL_2 is shown in 表 7-95.

Return to the [Summary Table](#).

表 7-95. SGMII_CTRL_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-9	RESERVED	R	0h	Reserved
8	sgmii_cdr_lock_force_val	R/W	0h	SGMII cdr lock force value
7	sgmii_cdr_lock_force_ctrl	R/W	0h	SGMII cdr lock force enable
6	sgmii_mr_restart_an	RH/W1S	0h	Restart sgmii autonegotiation
5-3	tx_half_full_th	R/W	4h	SGMII TX sync FIFO half full threshold
2-0	rx_half_full_th	R/W	4h	SGMII RX sync FIFO half full threshold

7.6.2.67 SGMII_FIFO_STATUS Register (Offset = 60Dh) [Reset = 0000h]

SGMII_FIFO_STATUS is shown in [表 7-96](#).

Return to the [Summary Table](#).

表 7-96. SGMII_FIFO_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
15-4	RESERVED	R	0h	Reserved
3	sgmii_rx_af_full_err	H	0h	SGMII RX fifo full error 0h = No error indication 1h = SGMII RX fifo full error has been indicated
2	sgmii_rx_af_empty_err	H	0h	SGMII RX fifo empty error 0h = No error indication 1h = SGMII RX fifo empty error has been indicated
1	sgmii_tx_af_full_err	H	0h	SGMII TX fifo full error 0h = No error indication 1h = SGMII TX fifo full error has been indicated
0	sgmii_tx_af_empty_err	H	0h	SGMII TX fifo empty error 0h = No error indication 1h = SGMII TX fifo empty error has been indicated

7.6.2.68 PRBS_STATUS_1 Register (Offset = 618h) [Reset = 0000h]

PRBS_STATUS_1 is shown in [表 7-97](#).

Return to the [Summary Table](#).

表 7-97. PRBS_STATUS_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7-0	prbs_err_ov_cnt	R	0h	Holds number of error counter overflow that received by the PRBS checker. Value in this register is locked when write is done to register 0x001B bit[0] or bit[1]. Counter stops on 0xFF. Note: when PRBS counters work in single mode, overflow counter is not active

7.6.2.69 PRBS_CTRL_1 Register (Offset = 619h) [Reset = 0574h]

PRBS_CTRL_1 is shown in 表 7-98.

Return to the [Summary Table](#).

表 7-98. PRBS_CTRL_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-14	RESERVED	R	0h	Reserved
13	cfg_pkt_gen_64	R/W	0h	0h = Transmit 1518 byte packets in packet generation mode 1h = Transmit 64 byte packets in packet generation mode
12	send_pkt	RH/W1S	0h	Enables generating MAC packet with fix/incremental data w CRC (pkt_gen_en has to be set and cfg_pkt_gen_prbs has to be clear) Cleared automatically when pkt_done is set
11	RESERVED	R	0h	Reserved
10-8	cfg_prbs_chk_sel	R/W	5h	000 : Checker receives from RGMII TX 001 : Checker receives from SGMII TX 010 : Checker receives from RMII RX 011 : Checker receives from MII 101 : Checker receives from Cu RX 110 : Reserved 111 : Reserved
7	RESERVED	R	0h	Reserved
6-4	cfg_prbs_gen_sel	R/W	7h	000 : PRBS transmits to RGMII RX 001 : PRBS transmits to SGMII RX 010 : PRBS transmits to RMII RX 011 : PRBS transmits to MII RX 101 : PRBS transmits to Cu TX 110 : Reserved 111 : Reserved
3	cfg_prbs_cnt_mode	R/W	0h	0h = Single mode, When one of the PRBS counters reaches max value, PRBS checker stops counting. 1h = Continuous mode, when one of the PRBS counters reaches max value, pulse is generated and counter starts counting from zero again
2	cfg_prbs_chk_enable	R/W	1h	Enable PRBS checker
1	cfg_pkt_gen_prbs	R/W	0h	If set: (1) When pkt_gen_en is set, PRBS packets are generated continuously (3) When pkt_gen_en is cleared, PRBS RX checker is still enabled If cleared: (1) When pkt_gen_en is set, non - PRBS packet is generated (3) When pkt_gen_en is cleared, PRBS RX checker is disabled as well
0	pkt_gen_en	R/W	0h	Enable/disable for prbs/packet generator 0h = Disable for prbs/packet generator 1h = Enable for prbs/packet generator

7.6.2.70 PRBS_CTRL_2 Register (Offset = 61Ah) [Reset = 05DCh]

PRBS_CTRL_2 is shown in [表 7-99](#).

Return to the [Summary Table](#).

表 7-99. PRBS_CTRL_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-0	cfg_pkt_len_prbs	R/W	5DCh	Length (in bytes) of PRBS packets and MAC packets w CRC

7.6.2.71 PRBS_CTRL_3 Register (Offset = 61Bh) [Reset = 007Dh]

PRBS_CTRL_3 is shown in [表 7-100](#).

Return to the [Summary Table](#).

表 7-100. PRBS_CTRL_3 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7-0	cfg_ipg_len	R/W	7Dh	Inter-packet gap (in bytes) between packets

7.6.2.72 PRBS_STATUS_2 Register (Offset = 61Ch) [Reset = 0000h]

PRBS_STATUS_2 is shown in 表 7-101.

Return to the [Summary Table](#).

表 7-101. PRBS_STATUS_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-0	prbs_byte_cnt	R	0h	Holds number of total bytes that received by the PRBS checker. Value in this register is locked when write is done to register 0x001B bit[0] or bit[1]. When PRBS Count Mode set to zero, count stops on 0xFFFF

7.6.2.73 PRBS_STATUS_3 Register (Offset = 61Dh) [Reset = 0000h]

PRBS_STATUS_3 is shown in [表 7-102](#).

Return to the [Summary Table](#).

表 7-102. PRBS_STATUS_3 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-0	prbs_pkt_cnt_15_0	R	0h	Bits [15:0] of number of total packets received by the PRBS checker Value in this register is locked when write is done to register 0x001B bit[15] or bit[14]. When PRBS Count Mode set to zero, count stops on 0xFFFFFFFF

7.6.2.74 PRBS_STATUS_4 Register (Offset = 61Eh) [Reset = 0000h]

PRBS_STATUS_4 is shown in 表 7-103.

Return to the [Summary Table](#).

表 7-103. PRBS_STATUS_4 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-0	prbs_pkt_cnt_31_16	R	0h	Bits [31:16] of number of total packets received by the PRBS checker Value in this register is locked when write is done to register 0x001B bit[15] or bit[14]. When PRBS Count Mode set to zero, count stops on 0xFFFFFFFF

7.6.2.75 PRBS_STATUS_5 Register (Offset = 620h) [Reset = 0000h]

PRBS_STATUS_5 is shown in 表 7-104.

Return to the [Summary Table](#).

表 7-104. PRBS_STATUS_5 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-13	RESERVED	R	0h	Reserved
12	pkt_done	R	0h	Set when all MAC packets w CRC are transmitted
11	pkt_gen_busy	R	0h	status of packet generator
10	prbs_pkt_ov	R	0h	If set, packet counter reached overflow Overflow is cleared when PRBS counters are cleared - done by setting bit[15] of 0x001B
9	prbs_byte_ov	R	0h	If set, bytes counter reached overflow Overflow is cleared when PRBS counters are cleared - done by setting bit[15] of 0x001B
8	prbs_lock	R	0h	prbs lock status
7-0	prbs_err_cnt	R	0h	Holds number of errored bytes that received by the PRBS checker Value in this register is locked when write is done to bit[0] or bit[1] When PRBS Count Mode set to zero, count stops on 0xFF Notes: Writing bit 0 generates a lock signal for the PRBS counters. Writing bit 1 generates a lock and clear signal for the PRBS counters

7.6.2.76 PRBS_STATUS_6 Register (Offset = 622h) [Reset = 0000h]

PRBS_STATUS_6 is shown in [表 7-105](#).

Return to the [Summary Table](#).

表 7-105. PRBS_STATUS_6 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-0	pkt_err_cnt_15_0	R	0h	bits [15:0] of counter which records number of PRBS erroneous bytes received. This field gets cleared when bit[15] or bit[14] is written as 1 to register 0x001B

7.6.2.77 PRBS_STATUS_7 Register (Offset = 623h) [Reset = 0000h]

PRBS_STATUS_7 is shown in [表 7-106](#).

Return to the [Summary Table](#).

表 7-106. PRBS_STATUS_7 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-0	pkt_err_cnt_31_16	R	0h	bits [31:16] of counter which records number of PRBS erroneous bytes received. This field gets cleared when bit[15] or bit[14] is written as 1 to register 0x001B

7.6.2.78 PRBS_CTRL_4 Register (Offset = 624h) [Reset = 5511h]

PRBS_CTRL_4 is shown in [表 7-107](#).

Return to the [Summary Table](#).

表 7-107. PRBS_CTRL_4 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-8	cfg_pkt_data	R/W	55h	Fixed data to be sent in Fix data mode
7-6	cfg_pkt_mode	R/W	0h	Selects the type of data sent 0h = Incremental Data 1h = Fixed Data 2h = PRBS Data (Random Data) 3h = PRBS Data (Random Data)
5-3	cfg_pattern_vld_bytes	R/W	2h	Number of bytes of valid pattern in packet (Max - 6)
2-0	cfg_pkt_cnt	R/W	1h	Configures the number of MAC packets to be transmitted by packet generator 0h = 1 packet 1h = 10 packets 2h = 100 packets 3h = 1000 packets 4h = 10000 packets 5h = 100000 packets 6h = 1000000 packets 7h = Continuous packets

7.6.2.79 PATTERN_CTRL_1 Register (Offset = 625h) [Reset = 0000h]

PATTERN_CTRL_1 is shown in [表 7-108](#).

Return to the [Summary Table](#).

表 7-108. PATTERN_CTRL_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-0	pattern_15_0	R/W	0h	Bits 15:0 of pattern

7.6.2.80 PATTERN_CTRL_2 Register (Offset = 626h) [Reset = 0000h]

PATTERN_CTRL_2 is shown in [表 7-109](#).

Return to the [Summary Table](#).

表 7-109. PATTERN_CTRL_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-0	pattern_31_16	R/W	0h	Bits 31:16 of pattern

7.6.2.81 PATTERN_CTRL_3 Register (Offset = 627h) [Reset = 0000h]

PATTERN_CTRL_3 is shown in [表 7-110](#).

Return to the [Summary Table](#).

表 7-110. PATTERN_CTRL_3 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-0	pattern_47_32	R/W	0h	Bits 47:32 of pattern

7.6.2.82 PMATCH_CTRL_1 Register (Offset = 628h) [Reset = 0000h]

PMATCH_CTRL_1 is shown in 表 7-111.

Return to the [Summary Table](#).

表 7-111. PMATCH_CTRL_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-0	pmatch_data_15_0	R/W	0h	Bits 15:0 of Perfect Match Data - used for DA (destination address) match

7.6.2.83 PMATCH_CTRL_2 Register (Offset = 629h) [Reset = 0000h]

PMATCH_CTRL_2 is shown in [表 7-112](#).

Return to the [Summary Table](#).

表 7-112. PMATCH_CTRL_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-0	pmatch_data_31_16	R/W	0h	Bits 31:16 of Perfect Match Data - used for DA (destination address) match

7.6.2.84 PMATCH_CTRL_3 Register (Offset = 62Ah) [Reset = 0000h]

PMATCH_CTRL_3 is shown in 表 7-113.

Return to the [Summary Table](#).

表 7-113. PMATCH_CTRL_3 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-0	pmatch_data_47_32	R/W	0h	Bits 47:32 of Perfect Match Data - used for DA (destination address) match

7.6.2.85 TX_PKT_CNT_1 Register (Offset = 639h) [Reset = 0000h]

TX_PKT_CNT_1 is shown in [表 7-114](#).

Return to the [Summary Table](#).

表 7-114. TX_PKT_CNT_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-0	tx_pkt_cnt_15_0	RC	0h	Lower 16 bits of Tx packet counter Note : Register is cleared when 0x639, 0x63A, 0x63B are read in sequence

7.6.2.86 TX_PKT_CNT_2 Register (Offset = 63Ah) [Reset = 0000h]

TX_PKT_CNT_2 is shown in [表 7-115](#).

Return to the [Summary Table](#).

表 7-115. TX_PKT_CNT_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-0	tx_pkt_cnt_31_16	RC	0h	Upper 16 bits of Tx packet counter Note : Register is cleared when 0x639, 0x63A, 0x63B are read in sequence

7.6.2.87 TX_PKT_CNT_3 Register (Offset = 63Bh) [Reset = 0000h]

TX_PKT_CNT_3 is shown in [表 7-116](#).

Return to the [Summary Table](#).

表 7-116. TX_PKT_CNT_3 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-0	tx_err_pkt_cnt	RC	0h	Tx packet w error (CRC error) counter Note : Register is cleared when 0x639, 0x63A, 0x63B are read in sequence

7.6.2.88 RX_PKT_CNT_1 Register (Offset = 63Ch) [Reset = 0000h]

RX_PKT_CNT_1 is shown in [表 7-117](#).

Return to the [Summary Table](#).

表 7-117. RX_PKT_CNT_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-0	rx_pkt_cnt_15_0	RC	0h	Lower 16 bits of Rx packet counter Note : Register is cleared when 0x63C, 0x63D, 0x63E are read in sequence

7.6.2.89 RX_PKT_CNT_2 Register (Offset = 63Dh) [Reset = 0000h]

RX_PKT_CNT_2 is shown in [表 7-118](#).

Return to the [Summary Table](#).

表 7-118. RX_PKT_CNT_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-0	rx_pkt_cnt_31_16	RC	0h	Upper 16 bits of Rx packet counter Note : Register is cleared when 0x63C, 0x63D, 0x63E are read in sequence

7.6.2.90 RX_PKT_CNT_3 Register (Offset = 63Eh) [Reset = 0000h]

RX_PKT_CNT_3 is shown in [表 7-119](#).

Return to the [Summary Table](#).

表 7-119. RX_PKT_CNT_3 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-0	rx_err_pkt_cnt	RC	0h	Rx packet w error (CRC error) counter Note : Register is cleared when 0x63C, 0x63D, 0x63E are read in sequence

7.6.2.91 RMII_CTRL_1 Register (Offset = 648h) [Reset = 0120h]

RMII_CTRL_1 is shown in [表 7-120](#).

Return to the [Summary Table](#).

表 7-120. RMII_CTRL_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-11	RESERVED	R	0h	Reserved
10	cfg_rmii_dis_delayed_txd_en	R/W	0h	If set, disables delay of TXD in RMII mode
9-7	cfg_rmii_half_full_th	R/W	2h	FIFO Half Full Threshold in nibbles for the RMII Rx FIFO
6	cfg_rmii_mode	R/W	0h	1 = RMII enabled 0 = RMII disabled if({RX_D2_strap, RX_D1_strap} == 2'b01) reset_val = 1 else reset_val = 0 0h = RMII disabled 1h = RMII enabled
5	cfg_rmii_bypass_afifo_en	R/W	1h	1= RMII async fifo bypass enable 0= RMII async fifo not bypassed 0h = RMII async fifo not bypassed 1h = RMII async fifo bypass enable
4	cfg_xi_50	R/W	0h	XI sel for RMII mode if({RX_D2_strap, RX_D1_strap, RX_D0_strap} == 3'b010) reset_val = 1 else reset_val = 0
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	cfg_rmii_rev1_0	R/W	0h	RMII Rev1.0 enable bit
0	cfg_rmii_enh	R/W	0h	RMII enhanced mode enable bit

7.6.2.92 RMII_STATUS_1 Register (Offset = 649h) [Reset = 0000h]

RMII_STATUS_1 is shown in [表 7-121](#).

Return to the [Summary Table](#).

表 7-121. RMII_STATUS_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-2	RESERVED	R	0h	Reserved
1	rmii_af_unf_err	R	0h	Clear on read bit RMII fifo undeflow error status
0	rmii_af_ovf_err	R	0h	Clear on Read bit RMII fifo overflow status

7.6.2.93 RMII_OVERRIDE_CTRL Register (Offset = 64Ah) [Reset = 0010h]

RMII_OVERRIDE_CTRL is shown in [表 7-122](#).

Return to the [Summary Table](#).

表 7-122. RMII_OVERRIDE_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
15-11	RESERVED	R	0h	Reserved
10	cfg_clk50_tx_dll	R/W	0h	1 = use 50M DLL clock in RMII master for TX 0 = legacy mode if({RX_D2_strap, RX_D1_strap, RX_D0_strap} == 3'b011) reset_val = 1 else reset_val = 0 0h = legacy mode 1h = use 50M DLL clock in RMII master for TX
9	cfg_clk50_dll	R/W	0h	1 = use 50M DLL clock in RMII slave for RX 0 = use legacy mode if({RX_D2_strap, RX_D1_strap, RX_D0_strap} == 3'b010) reset_val = 1 else reset_val = 0 0h = use legacy mode 1h = use 50M DLL clock in RMII slave for RX
8	RESERVED	R/W	0h	Reserved
7	RESERVED	R/W	0h	Reserved
6	RESERVED	R/W	0h	Reserved
5	RESERVED	R/W	0h	Reserved
4	RESERVED	R/W	0h	Reserved
3	RESERVED	R/W	0h	Reserved
2	RESERVED	R/W	0h	Reserved
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved

7.6.2.94 dsp_reg_71 Register (Offset = 871h) [Reset = 0000h]

dsp_reg_71 is shown in [表 7-123](#).

Return to the [Summary Table](#).

表 7-123. dsp_reg_71 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-8	RESERVED	R	0h	Reserved
7-5	worst_sqi_out	RC	0h	Worst SQI value since last read
4	RESERVED	R	0h	Reserved
3-1	sqi_out	R	0h	SQI value
0	RESERVED	R	0h	Reserved

7.6.2.95 MMD1_PMA_CTRL_1 Register (Offset = 1000h) [Reset = 0000h]

MMD1_PMA_CTRL_1 is shown in 表 7-124.

Return to the [Summary Table](#).

表 7-124. MMD1_PMA_CTRL_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	PMA_reset	R/W	0h	0 = PMA not reset 1= PMA reset 0h = PMA not reset 1h = PMA reset
14-1	RESERVED	R	0h	Reserved
0	PMA_loopback	R/W	0h	0 = PMA loopback not set 1= PMA loopback set 0h = PMA loopback not set 1h = PMA loopback set

7.6.2.96 MMD1_PMA_STATUS_1 Register (Offset = 1001h) [Reset = 0000h]

MMD1_PMA_STATUS_1 is shown in [表 7-125](#).

Return to the [Summary Table](#).

表 7-125. MMD1_PMA_STATUS_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-3	RESERVED	R	0h	Reserved
2	link_status	R	0h	link status from link monitor state machine 0h = link status is down 1h = link status is up
1-0	RESERVED	R	0h	Reserved

7.6.2.97 MMD1_PMA_STAUS_2 Register (Offset = 1007h) [Reset = 003Dh]

MMD1_PMA_STAUS_2 is shown in [表 7-126](#).

Return to the [Summary Table](#).

表 7-126. MMD1_PMA_STAUS_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-6	RESERVED	R	0h	Reserved
5-0	PMA/PMD type selection	R	3Dh	PMA or PMD type selection field 11111xb = reserved for future use 111100b = reserved for future use 1110xxb = reserved for future use 110xxxb = reserved for future use 111101b = 100BASE-T1 PMA or PMD

7.6.2.98 MMD1_PMA_EXT_ABILITY_1 Register (Offset = 100Bh) [Reset = 0800h]

MMD1_PMA_EXT_ABILITY_1 is shown in [表 7-127](#).

Return to the [Summary Table](#).

表 7-127. MMD1_PMA_EXT_ABILITY_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11	BASE-T1 extended abilities	R	1h	1 = PMA/PMD has BASE-T1 extended abilities listed in register 18 in MMD1 0 = PMA/PMD does not have BASE-T1 extended abilities 0h = PMA/PMD does not have BASE-T1 extended abilities 1h = PMA/PMD has BASE-T1 extended abilities listed in register 18 in MMD1
10-0	RESERVED	R	0h	Reserved

7.6.2.99 MMD1_PMA_EXT_ABILITY_2 Register (Offset = 1012h) [Reset = 0001h]

MMD1_PMA_EXT_ABILITY_2 is shown in [表 7-128](#).

Return to the [Summary Table](#).

表 7-128. MMD1_PMA_EXT_ABILITY_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-1	RESERVED	R	0h	Reserved
0	100BASE-T1 ability	R	1h	1 = PMA/PMD is able to perform 100BASE-T1 0 = PMA/PMD is not able to perform 100BASE-T1 0h = PMA/PMD is not able to perform 100BASE-T1 1h = PMA/PMD is able to perform 100BASE-T1

7.6.2.100 MMD1_PMA_CTRL_2 Register (Offset = 1834h) [Reset = 8000h]

MMD1_PMA_CTRL_2 is shown in [表 7-129](#).

Return to the [Summary Table](#).

表 7-129. MMD1_PMA_CTRL_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	master_slave_man_cfg_en	R	1h	Value always 1
14	brk_ms_cfg	R/W	0h	1 = Configure PHY as MASTER 0 = Configure PHY as SLAVE pkg_36: reset_val = LED_0_strap pkg_28: reset_val = RX_D3_strap 0h = Configure PHY as SLAVE 1h = Configure PHY as MASTER
13-4	RESERVED	R	0h	Reserved
3-0	type selection	R	0h	type selection field 1xxxb = Reserved for future use 01xxb = Reserved for future use 001xb = Reserved for future use 0001b = Reserved for future use 0h = 100BASE-T1

7.6.2.101 MMD1_PMA_TEST_MODE_CTRL Register (Offset = 1836h) [Reset = 0000h]

MMD1_PMA_TEST_MODE_CTRL is shown in [表 7-130](#).

Return to the [Summary Table](#).

表 7-130. MMD1_PMA_TEST_MODE_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
15-13	brk_test_mode	R/W	0h	100BASE-T1 test mode control 000b = Normal mode operation 001b = Test mode 1 010b = Test mode 2 011b = Reserved 100b = Test mode 4 101b = Test mode 5 110b = Reserved 111b = Reserved
12-0	RESERVED	R/W	0h	Reserved

7.6.2.102 MMD3_PCS_CTRL_1 Register (Offset = 3000h) [Reset = 0000h]

MMD3_PCS_CTRL_1 is shown in [表 7-131](#).

Return to the [Summary Table](#).

表 7-131. MMD3_PCS_CTRL_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15	PCS_Reset	R/W	0h	Reset bit, Self Clear. When write to this bit 1: 1. reset the registers (not vendor specific) at MMD3/MMD7. 2. Reset brk_top Please notice: This register is WSC (write-self-clear) and not read-only!
14	PCS_loopback	R/W	0h	This bit is cleared by PCS_Reset
13-11	RESERVED	R	0h	Reserved
10	rx_clock_stoppable	R/W	0h	RW, reset value = 1. 1= PHY may stop receive clock during LPI 0= Clock not stoppable Note: this flop implemented at glue logic
9-0	RESERVED	R	0h	Reserved

7.6.2.103 MMD3_PCS_Status_1 Register (Offset = 3001h) [Reset = 0000h]

MMD3_PCS_Status_1 is shown in 表 7-132.

Return to the [Summary Table](#).

表 7-132. MMD3_PCS_Status_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-12	RESERVED	R	0h	Reserved
11	TX_LPI_received	R	0h	RO/LH 0h = LPI not received 1h = Tx PCS hs received LPI
10	RX_LPI_received	R	0h	RO/LH 0h = LPI not received 1h = Rx PCS hs received LPI
9	Tx_LPI_indication	R	0h	1= TX PCS is currently receiving LPI 0= PCS is not currently receiving LPI 0h = PCS is not currently receiving LPI 1h = TX PCS is currently receiving LPI
8	Rx_LPI_indication	R	0h	1= RX PCS is currently receiving LPI 0= PCS is not currently receiving LPI 0h = PCS is not currently receiving LPI 1h = RX PCS is currently receiving LPI
7	RESERVED	R	0h	Reserved
6	tx_clock_stoppable	R	0h	1= the MAC may stop the clock during LPI 0= Clock not stoppable 0h = Clock not stoppable 1h = the MAC may stop the clock during LPI
5-0	RESERVED	R	0h	Reserved

8 Application and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 アプリケーション情報に関する免責事項

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.2 Application Information

The DP83TC812 is a single-port 100-Mbps Automotive Ethernet PHY. It supports IEEE 802.3bw and allows for connections to an Ethernet MAC through MII, RMII, RGMII, or SGMII. When using the device for Ethernet applications, it is necessary to meet certain requirements for normal operation. The following subsections are intended to assist in appropriate component selection and required connections.

注

Refer to SNLA389 Application Note for more information about the register settings used for compliance testing. It is necessary to use these register settings to achieve the same performance as observed during compliance testing.

8.3 Typical Applications

図 8-2 through 図 8-6 show some the typical applications for the DP83TC812x-Q1.




図 8-1. Typical Application (General)







図 8-2. Typical Application (MII)



8-3. Typical Application (RMII Slave)



8-4. Typical Application (RMII Master)



8-5. Typical Application (RGMII)




図 8-6. Typical Application (SGMII)

8.3.1 Design Requirements

For these typical applications, use the following as design parameters from the table below. Refer to *Power Supply Recommendations* section for detailed connection diagram.

表 8-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
V_{DDIO}	1.8V, 2.5V, or 3.3V
V_{DDMAC}	1.8V, 2.5V, or 3.3V
V_{DDA}	3.3V
V_{SLEEP}	3.3V
Decoupling capacitors V_{DDIO} ^{(2) (3)}	0.01 μ F
(Optional) ferrite bead for V_{DDIO} ⁽³⁾	1k Ω at 100MHz (BLM18KG601SH1D)
Decoupling capacitors V_{DDMAC} ⁽²⁾	0.01 μ F, 0.47 μ F
Ferrite bead for V_{DDMAC}	1k Ω at 100MHz (BLM18KG601SH1D)
Decoupling capacitors V_{DDA} ⁽²⁾	0.01 μ F, 0.47 μ F
(Optional) ferrite bead for V_{DDA}	1k Ω at 100MHz (BLM18KG601SH1D)
Decoupling capacitors V_{SLEEP}	0.1 μ F
DC Blocking Capacitors ⁽²⁾	0.1 μ F
Common-Mode Choke	200 μ H
Common Mode Termination Resistors ⁽¹⁾	1k Ω
MDI Coupling Capacitor ⁽²⁾	4.7 nF
ESD Shunt ⁽²⁾	100k Ω
Reference Clock	25MHz

- (1) 1% tolerance components are recommended.
 (2) 10% tolerance components are recommended.
 (3) If VDDIO is separate from VDDMAC then additional ferrite bead and 0.47 μ F capacitor will be required on VDDIO.

8.3.1.1 Physical Medium Attachment

There must be no metal running beneath the common-mode choke. CMCs can inject noise into metal beneath them, which can affect the emissions and immunity performance of the system. Because the DP83TC812S-Q1 is a voltage mode line driver, no external termination resistors are required. The ESD shunt and MDI coupling capacitor must be connected to ground. Ensure that the common mode termination resistors are 1% tolerance or better to improve differential coupling.

8.3.1.1.1 Common-Mode Choke Recommendations

The following CMCs are recommended for use with the DP83TC812S-Q1 :

表 8-2. Recommended CMCs

MANUFACTURER	PART NUMBER
Pulse Electronics	AE2002
Murata	DLW43MH201XK2L
Murata	DLW32MH201XK2
TDK	ACT1210L-201

表 8-3. CMC Electrical Specifications

PARAMETER	TYP	UNITS	CONDITIONS
Insertion Loss	-0.5	dB	1 – 30MHz
	-1.0	dB	30 – 60MHz
Return Loss	-26	dB	1 – 30MHz
	-20	dB	30 – 60MHz
Common-Mode Rejection	-24	dB	1MHz
	-42	dB	10 – 100MHz
	-25	dB	400MHz
Differential Common-Mode Rejection	-70	dB	1 – 10MHz
	-50	dB	100MHz
	-24	dB	1000MHz

8.3.2 Detailed Design Procedure

When creating a new system design with an Ethernet PHY, follow this schematic capture procedure:


1. Use the 'Strap Tool' tab from the [Schematic Checklist](#) to select the correct external bootstrap resistors.
2. Select desired PHY hardware configurations described in [セクション 7.5.1](#).
3. Go through and use the 'Pinwise Checklist' tab [Schematic Checklist](#) as a guide for your schematic design.
4. Use [DP83TC812, DP83TC813, and DP83TC814: Configuring for Open Alliance Specification Compliance](#) as a guide for selecting components for the MDI circuit connected to the TRD_M and TRD_P pins.

The following layout procedure must be followed:


1. Locate the PHY near the edge of the board so that short MDI traces can be routed to the desired connector.
2. Place the MDI external components: CMC, DC-blocking capacitors, CM termination, MDI-coupling capacitor, and ESD shunt.
3. Create metal pour keepout under the CMC on the top layer and at least one layer beneath the top layer.
4. The MDI TRD_M and TRD_P traces are routed with 100Ω differential.
5. Place the clock source near the XI and XO pins.
6. In MII, RMII, or RGMII mode, the xMII pins are routed 50Ω and are single-ended with reference to ground.
7. The transmit path xMII pins are routed such that setup and hold timing does not violate the PHY requirements.
8. The receive path xMII pins are routed such that setup and hold timing does not violate the MAC requirements.
9. In SGMII mode, the xMII RX_P, RX_M, TX_P, and TX_M pins are routed 100Ω differential.
10. Place the MDIO pullup close to the PHY.
11. Go through 'Layout Checklist' tab from the [Schematic Checklist](#) to guide your design.

8.3.3 Application Curves

The following curves were obtained using the PHY evaluation module under nominal conditions.



 8-7. MDI IDLE Stream




 8-8. MDI IDLE Stream (Variable Persistence)

8.4 Power Supply Recommendations

The DP83TC812S-Q1 is capable of operating with a wide range of IO supply voltages (3.3V, 2.5V, or 1.8V). No power supply sequencing is required. The recommended power supply de-coupling network is shown in the figure below. For improved conducted emissions, an optional ferrite bead may be placed between the supply and the PHY de-coupling network.

Typical TC-10 application block diagram along with supply and peripherals is shown below. TPS7B81-Q1 is the recommended part number to be used as 3.3V LDO for the VSLEEP rail. The low quiescent current of this LDO makes it ideal for TC-10 applications.



8-9. Typical TC-10 Application With Peripherals

When VDDIO and VDDMAC are separate, both voltage rails must have a dedicated network of ferrite bead, 0.47uF, and 0.01uF capacitors. VSLEEP can also be connected to VDDA, 0.1uF capacitor must be retained in this configuration.

Current Consumption Break-Down

The following table highlights the break down of power consumption in active mode for each supply rail, specifically highlighting the split between VDDMAC and VDDIO.

表 8-4. Active Mode Current Consumption

VOLTAGE RAIL	VOLTAGE (V)	MAX CURRENT (mA) ¹
MII		
VDDA	3.3	63
VDDIO	3.3	4
	2.5	3
	1.8	2
VDDMAC	3.3	20
	2.5	15
	1.8	11
VSLEEP	3.3	2
RMII		
VDDA	3.3	63
VDDIO	3.3	6
	2.5	4
	1.8	3
VDDMAC	3.3	17
	2.5	13
	1.8	10
VSLEEP	3.3	2
RGMII		
VDDA	3.3	63
VDDIO	3.3	4
	2.5	3
	1.8	2
VDDMAC	3.3	17
	2.5	13
	1.8	10
VSLEEP	3.3	2
SGMII		
VDDA	3.3	95
VDDIO	3.3	4
	2.5	3
	1.8	2
VDDMAC	3.3	8
	2.5	6
	1.8	4
VSLEEP	3.3	2

1. Current consumption measured across voltage, temperature, and process with active data communication.

8.5 Layout

8.5.1 Layout Guidelines

8.5.1.1 Signal Traces

PCB traces are lossy and long traces can degrade signal quality. Traces must be kept short as possible. Unless mentioned otherwise, all signal traces must be 50Ω , single-ended impedance. Differential traces must be 50Ω single-ended and 100Ω differential. Make sure impedance is controlled throughout. Impedance discontinuities cause reflections leading to emissions and signal integrity issues. Stubs must be avoided on all signal traces, especially differential signal pairs.




図 8-10. Differential Signal Trace Routing

Within the differential pairs, trace lengths must be run parallel to each other and matched in length. Matched lengths minimize delay differences, avoiding an increase in common mode noise and emissions. Length matching is also important for MAC interface connections. All transmit signal traces must be length matched to each other and all receive signal traces must be length matched to each other. For SGMII differential traces, it is recommended to keep the skew mismatch below 20ps.

Ideally, there must be no crossover on signal path traces. High speed signal traces must be routed on internal layers to improved EMC performance. However, vias present impedance discontinuities and must be minimized when possible. Route trace pairs on the same layer. Signals on different layers must not cross each other without at least one return path plane between them. Differential pairs must always have a constant coupling distance between them. For convenience and efficiency, TI recommends routing critical signals first (that is, MDI differential pairs, reference clock, and MAC IF traces).

8.5.1.2 Return Path

A general best practice is to have a solid return path beneath all signal traces. This return path can be a continuous ground or DC power plane. Reducing the width of the return path can potentially affect the impedance of the signal trace. This effect is more prominent when the width of the return path is comparable to the width of the signal trace. Breaks in return path between the signal traces must be avoided at all cost. A signal crossing a split plane may cause unpredictable return path currents and could impact signal quality and result in emissions issues.




図 8-11. Power and Ground Plane Breaks

8.5.1.3 Metal Pour

All metal pours that are not signals or power must be tied to ground. There must be no floating metal in the system, and there must be no metal between differential traces.

8.5.1.4 PCB Layer Stacking

To meet signal integrity and performance requirements, minimum four-layer PCB is recommended. However, a six-layer PCB and above must be used when possible.




図 8-12. Recommended PCB Layer Stack-Up

8.5.2 Layout Example

There is an evaluation board references for the DP83TC812-Q1 . The DP83TC812EVM-MC is a media converter board which can be used for interoperability and bit error rate testing.




図 8-13. MDI Low-Pass Filter Layout Recommendation

9 Device and Documentation Support

注

TI is transitioning to use more inclusive terminology. Some language may be different than what you would expect to see for certain technology areas.

9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.2 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

9.3 Community Resources

9.4 Trademarks

PHYTER™ and テキサス・インスツルメンツ E2E™ are trademarks of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

9.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.6 用語集

[テキサス・インスツルメンツ用語集](#)

この用語集には、用語や略語の一覧および定義が記載されています。

10 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision B (January 2023) to Revision C (November 2024)	Page
• Updated Pin 9 and Pin 21 pin descriptions and package label.....	5
• Table 5-1 Pin Functions: Updated MDIO pin description to include link to Compliance Test Modes section.....	5
• Table 6-1 Pin Functions: Updated description for RX_D3 for SGMII mode.....	5
• Table 6-1 Pin Functions: Updated Pin 15 description to include register writes for programming Pin 15 as RX_DV and CRS_DV.....	5
• Table 6-1 Pin Functions: Clarified that RX_D3 and RX_D2 are not used in RMII Slave mode.....	5
• Removed RGMII Timing Diagrams for Internal Delay Enabled and Internal Delay Disabled modes and created a new RGMII Transmit Timing Diagram for clarity.....	27
• Corrected description for register 0x310 Bit 6.....	37
• Corrected order of register writes for enabling data generator/checker.....	40
• Corrected RGMII Transmit Encoding table for Normal Data Transmission and Transmit Error Propagation ..	54
• Updated Serial Management Interface section with better wording and clarity.....	56

• Table 7-25. PHY Address Bootstraps: Corrected binary representations of PHY addresses 0xC and 0xD.....	60
• Register 0x18, Bit 15 has been removed.....	65
• Register 0x60B has been removed.....	65
• Register 0x609 has been removed.....	65
• Register 0x603 has been removed.....	65
• Register 0x456, clarified Bit Description.....	65
• Register 0x12, Bit 7 has been removed.....	65
• Register 0x1F, clarified Bit 15 and Bit 14 Description.....	65
• Added general typical application diagram.....	173
• Updated RGMII Typical Application diagram to include 25MHz input.....	173
• Simplified and updated the Detailed Design Procedure and added a link to the Schematic Checklist.....	179

Changes from Revision A (December 2021) to Revision B (January 2023)

Page

• 「特長」の一覧に「機能安全対応」を追加.....	1
• Table 6-1 Pin Functions: Changed TX_CLK description to include (50 ohm Driver) for MII transmit clock.....	5
• Table 6-4 Pin States -TC10 SLEEP: Changed the PULL TYPE of Pin 16 CLKOUT from PD->none.....	5
• Added line to CLKOUT/GPIO2's description about which registers to program to disable switching.....	5
• Added line to INT pin description. Reg 12-13 is recommended to be read only when INT_N is LOW.....	5
• MDC clock rate changed from 25MHz->20MHz in Serial Management Interface Section of Pin Function Table.....	5
• Updated lozh to clarify mapping of Rx_Ctrl and Rx_ER pins.....	19
• Removed Supply ramp delay offset: For all supplies.....	24
• Power-Up Timing figure corrected.....	27
• PHY Operation State Diagram figure updated.....	46
• Added Auto-clear note to register 0x18B[6].....	47
• Added XI clock PPM Table.....	52
• Added Auto-clear note to register 0x18B[6].....	60
• Register 0x63E, clarified Bit Description.....	65
• Register 0x63D, clarified Bit Description.....	65
• Register 0x63C, clarified Bit Description.....	65
• Register 0x63B, clarified Bit Description.....	65
• Register 0x63A, clarified Bit Description.....	65
• Register 0x639, clarified Bit Description.....	65
• Register 0x451, clarified Bit Descriptions	65
• Register 0x18B has been added.....	65
• Register 0x12, Bit 15 has been removed.....	65

Changes from Revision * (April 2021) to Revision A (December 2021)

Page

• 事前情報から量産データのリリースに変更.....	1
----------------------------	---

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
DP83TC812RRHARQ1	Active	Production	VQFN (RHA) 36	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	812R
DP83TC812RRHARQ1.A	Active	Production	VQFN (RHA) 36	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	812R
DP83TC812RRHATQ1	Active	Production	VQFN (RHA) 36	250 SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	812R
DP83TC812RRHATQ1.A	Active	Production	VQFN (RHA) 36	250 SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	812R
DP83TC812SRHARQ1	Active	Production	VQFN (RHA) 36	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	812S
DP83TC812SRHARQ1.A	Active	Production	VQFN (RHA) 36	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	812S
DP83TC812SRHATQ1	Active	Production	VQFN (RHA) 36	250 SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	812S
DP83TC812SRHATQ1.A	Active	Production	VQFN (RHA) 36	250 SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	812S

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DP83TC812RRHARQ1	VQFN	RHA	36	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
DP83TC812RRHATQ1	VQFN	RHA	36	250	180.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
DP83TC812SRHARQ1	VQFN	RHA	36	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
DP83TC812SRHATQ1	VQFN	RHA	36	250	180.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DP83TC812RRHARQ1	VQFN	RHA	36	2500	367.0	367.0	35.0
DP83TC812RRHATQ1	VQFN	RHA	36	250	210.0	185.0	35.0
DP83TC812SRHARQ1	VQFN	RHA	36	2500	367.0	367.0	35.0
DP83TC812SRHATQ1	VQFN	RHA	36	250	210.0	185.0	35.0

GENERIC PACKAGE VIEW


RHA 36

VQFN - 1 mm max height

6 x 6, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD


This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.





VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RHA0036A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X



4225089/A 06/2019

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RHA0036A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 15X

EXPOSED PAD 37
72% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4225089/A 06/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日：2025 年 10 月