DRV8803



DRV8803 クワッドローサイドドライバ IC

1 特長

- 4 チャネル保護ローサイドドライバ
 - 4 つの NMOS FET と過電流保護機能
 - 内蔵の誘導性クランプダイオード
 - パラレル インターフェイス
- DW パッケージ:1.5A (シングルチャネルオン)/ 800mA (4 チャネルオン)、チャネルあたり最大駆動電 流 (25°C 時)
- PWP パッケージ:2A (シングルチャネルオン)/ 1A (4 チャネルオン) チャネルあたり最大駆動電流 (25°C、適切な PCB ヒートシンクを使用)
- DYZ パッケージ:1.9A (シングルチャネルオン)/ 0.9A (4 チャネルオン) チャネルあたり最大駆動電流 (25°C、適切な PCB ヒートシンクを使用)
- 8.2V ~ 60V の動作電源電圧レンジ
- 放熱性を高めた表面実装パッケージ

2 アプリケーション

- リレードライバ
- ユニポーラステッパ モータードライバ
- ソレノイドドライバ
- 汎用ローサイドスイッチアプリケーション

3 概要

DRV8803 は、過電流保護機能を備えた 4 チャネルロー サイドドライバを実現します。デバイスは、誘導性負荷によ って発生するターンオフ過渡をクランプするためのダイオ ードを内蔵しており、ユニポーラステッパモータ、DC モー タ、リレー、ソレノイド、その他の負荷の駆動に使用できま す。

SOIC (DW) パッケージでは、DRV8803 は 25°C でチャ ネルごとに最大 1.5A (1 チャネルオン) または 800mA (す べてチャネルがオン)の連続出力電流を供給できます。 HTSSOP (PWP) パッケージの場合、このデバイスは 25°C でチャネルあたり最大 2A (1 チャネルオン) または 1A (4 チャネルオン) の連続出力電流を供給できます。 SOT-23-THN (DYZ) パッケージでは、25°C で適切な PCB ヒートシンクを使用して、DRV8803 はチャネルごと に最大 1.9A (1 チャネルオン) または 900mA (すべてチ ャネルオン)の連続出力電流を供給できます。

このデバイスは、シンプルなパラレル・インターフェイスで 制御されます。

過電流保護、短絡保護、低電圧誤動作防止、過熱および 故障に対する内部シャットダウン機能が用意されており、 FAULT 出力ピンにより示されます。


DRV8803 は、20 ピンの熱的に強化された SOIC パッケ ージ、16 ピンの HTSSOP パッケージ、16 ピンの SOT-23-THN パッケージ (環境配慮型:RoHS 準拠、 Sb/Br 非含有)で供給されます。

デバイス情報(1)

部品番号	パッケージ	パッケージ サ イズ ⁽²⁾	本体サイズ (公称)			
DRV8803DW	SOIC (20)	12.80mm × 10.30mm	12.80mm × 7.50mm			
DRV8803PWP	HTSSOP (16)	5.00mm × 6.40mm	5.00mm × 4.40mm			
DRV8803DYZ	/8803DYZ SOT-23-THN 4.20mm × 2.00mm		4.20mm × 2.00mm			

- (1) 利用可能なすべてのパッケージについては、データシートの末尾 にある注文情報を参照してください。
- (2) パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピ ンも含まれます。





概略回路図



Table of Contents

1 特長	1	7.1 Overview	<mark>1</mark> 1
2アプリケーション		7.2 Functional Block Diagram	11
3 概要		7.3 Feature Description	
4 Device Comparison		7.4 Device Functional Modes	12
5 Pin Configuration and Functions		8 Application and Implementation	13
Pin Functions		8.1 Application Information	13
6 Specification		8.2 Layout	18
6.1 Absolute Maximum Ratings		9 Device and Documentation Support	<mark>2</mark> 1
6.2 ESD Ratings		9.1 Documentation Support	21
6.3 Recommended Operating Conditions		9.2 Community Resources	
6.4 Thermal Information		9.3 Trademarks	<mark>2</mark> 1
6.5 Electrical Characteristics		10 Revision History	21
6.6 Timing Requirements		11 Mechanical, Packaging, and Orderable	
6.7 Typical Characteristics	10	Information	21
7 Detailed Description			



4 Device Comparison

Following is the Summary of the R_{ON} and package offerings for DRV8803

Part number	LS R _{ON} (TYP)	Package	Body Size (nominal)
	500mΩ	SOIC (20)	12.80mm x 7.50mm
DRV8803	30011122	HTSSOP (16)	5.00mm × 4.40mm
	400mΩ	SOT-23-THN (16)	4.20mm × 2mm

5 Pin Configuration and Functions




図 5-1. DW Package 20-Pin SOIC Top View




図 5-2. PWP Package 16-Pin HTSSOP Top View




図 5-3. DYZ Package 16-Pin SOT-23-THN Top View

Pin Functions

	PIN					
NAME	SOIC	нтѕѕор	SOT-23- THN	I/O ⁽¹⁾	DESCRIPTION	EXTERNAL COMPONENTS OR CONNECTIONS
POWER AND	ROUND					
GND	5, 6, 7, 14, 15, 16	5, 12, PPAD	5,12, PPAD	_	Device ground	All pins must be connected to GND.
VM	1	1	1	_	Device power supply	Connect to motor supply (8.2V - 60V).
CONTROL	1	1	1	1	1	

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2025 Texas Instruments Incorporated

4

Product Folder Links: DRV8803



PIN **EXTERNAL COMPONENTS** SOT-23-I/O⁽¹⁾ **DESCRIPTION OR CONNECTIONS** SOIC HTSSOP NAME THN Active low enables outputs - internal nENBL 10 8 8 Ι Enable input pulldown Active high resets internal logic and OCP RESET 9 9 11 Reset input - internal pulldown IN1 = 1 drives OUT1 low – internal IN1 18 14 14 1 Channel 1 input pulldown IN2 = 1 drives OUT2 low – internal IN2 17 13 13 Τ Channel 2input pulldown IN3 = 1 drives OUT3 low – internal IN3 13 11 1 11 Channel 3 input pulldown IN4 = 1 drives OUT4 low – internal IN4 12 10 10 I Channel 4 input pulldown **STATUS** Logic low when in fault condition nFAULT 20 OD Fault 16 16 (overtemperature, overcurrent) OUTPUT OUT1 3 3 3 0 Output 1 Connect to load 1 OUT2 4 4 Output 2 4 0 Connect to load 2 OUT3 8 6 6 Output 3 0 Connect to load 3 7 7 OUT4 9 0 Output 4 Connect to load 4 Connect to VM supply, or zener diode to **VCLAMP** 2 2 2 Output clamp voltage VM supply

5

Product Folder Links: DRV8803

⁽¹⁾ Directions: I = input, O = output, OD = open-drain output



6 Specification

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
VM	Power supply voltage	-0.3	65	V
VOUTx	Output voltage	-0.3	65	V
VCLAMP	Clamp voltage	-0.3	65	V
nFAULT	Output current		20	mA
	Peak clamp diode current		2	Α
	DC or RMS clamp diode current		1	Α
	Digital input pin voltage	-0.5	7	V
nFAULT	Digital output pin voltage	-0.5	7	V
	Peak motor drive output current, t < 1 μS	Internall	y limited	Α
	Continuous total power dissipation	See Therma	I Information	
TJ	Operating virtual junction temperature	-40	150	°C
T _{stg}	Storage temperature	-60	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±3000	V
V _(ESD) discharg	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

				MIN	NOM	MAX	UNIT
V _M	Power supply voltage			8.2		60	V
V _{CLAMP}	Output clamp voltage ⁽²⁾			0		60	V
		SOIC package ⁽¹⁾ , T _A = 25°C	Single channel on			1.5	
		SOIC package(1), 1 _A = 25 C	Four channels on			8.0	
		$_{\rm ent}$ HTSSOP package ⁽¹⁾ , $T_{\rm A}$ = 25°C \longrightarrow	Single channel on			2	
I _{OUT}	Continuous output current		Four channels on			1	Α
		DYZ package ⁽¹⁾ , T _A = 25°C	Single channel on			1.9	
			Four channels on			0.9	

⁽¹⁾ Power dissipation and thermal limits must be observed.

資料に関するフィードバック(ご意見やお問い合わせ) を送信

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

⁽²⁾ V_{CLAMP} is used only to supply the clamp diodes. It is not a power supply input.

6.4 Thermal Information

	THERMAL METRIC(1)	DW (SOIC)	PWP (HTSSOP)	DYZ (SOT -23 THN	UNIT
		20 PINS	16 PINS	16 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	67.7	39.6	53.2	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	32.9	24.6	76.8	°C/W
R _{0JB}	Junction-to-board thermal resistance	35.4	20.3	22.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	8.2	0.7	8.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	34.9	20.1	22.2	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	2.3	9.6	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

 T_A = 25°C, over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWE	R SUPPLIES					
I _{VM}	VM operating supply current	V _M = 24 V		1.6	2.1	mA
V_{UVLO}	VM undervoltage lockout voltage	V _M rising			8.2	V
LOGIC	LEVEL INPUTS (SCHMITT TRIGGE	ER INPUTS WITH HYSTERESIS)	1		l	
V _{IL}	Input low voltage			0.6	0.7	V
V _{IH}	Input high voltage		2			V
V _{HYS}	Input hysteresis			0.45		V
I _{IL}	Input low current	VIN = 0	-20		20	μΑ
I _{IH}	Input high current	VIN = 3.3 V			100	μA
R _{PD}	Pulldown resistance			100		kΩ
nFAUL	T OUTPUT (OPEN-DRAIN OUTPUT)			'	
V _{OL}	Output low voltage	I _O = 5 mA			0.5	V
I _{OH}	Output high leakage current	V _O = 3.3 V			1	μΑ
LOW-S	IDE FETS					
	FET on resistance,	V _M = 24 V, I _O = 700 mA, T _J = 25°C		0.5		Ω
_	HTSSOP and SOIC package	V _M = 24 V, I _O = 700 mA, T _J = 85°C		0.75	0.8	12
R _{ON}	FET on resistance, SOT-23-THN	V _M = 24 V, I _O = 700 mA, T _J = 25°C		0.4		Ω
	package	V _M = 24 V, I _O = 700 mA, T _J = 85°C			0.64	12
I _{OFF}	Off-state leakage current		-50		50	μA
HIGH-S	SIDE DIODES		1		1	
V _F	Diode forward voltage	V _M = 24 V, I _O = 700 mA, T _J = 25°C		1.2		V
I _{OFF}	Off-state leakage current	V _M = 24 V, T _J = 25°C	-50		50	μΑ
OUTPL	ITS				<u> </u>	
t _R	Rise time	V _M = 24 V, I _O = 700 mA, Resistive load	50		300	ns
t _F	Fall time	V _M = 24 V, I _O = 700 mA, Resistive load	50		300	ns
PROTE	ECTION CIRCUITS					
I _{OCP}	Overcurrent protection trip level		2.3		3.8	Α



T_A = 25°C, over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{OCP}	Overcurrent protection deglitch time			3.5		μs
t _{RETRY}	Overcurrent protection retry time			1.2		ms
t _{TSD}	Thermal shutdown temperature	Die temperature ⁽¹⁾	150	160	180	°C

Product Folder Links: DRV8803

(1) Not production tested.

6.6 Timing Requirements

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
1	t _{OE(ENABLE)}	Enable time, nENBL to output low		50	ns
2	t _{PD(L-H)}	Propagation delay time, INx to OUTx, low to high		800	ns
3	t _{PD(H-L)}	Propagation delay time, INx to OUTx, high to low		800	ns
_	t _{RESET}	RESET pulse width	20		μs

(1) Not production tested.





図 6-1. DRV8803 Timing Requirements

9



6.7 Typical Characteristics




7 Detailed Description

7.1 Overview

The DRV8803 device is an integrated 4-channel low side driver solution for any low side switch application. The integrated overcurrent protection limits the motor current to a fixed maximum. Four logic inputs control the low-side driver outputs which consist of four N-channel MOSFETs that have a typical $R_{DS(on)}$ of $500m\Omega$ (PWP and DW package) and $400~m\Omega$ (DYZ Package). A single power input VM serves as the device power and is internally regulated to power the internal low side gate drive. Motor speed can be controlled with pulse-width modulation from 0kHz to 100kHz. The device outputs can be disabled by bringing nENBL pin high. The thermal shutdown protection lets the device automatically shut down if the die temperature exceeds a TTSD limit. UVLO protection will disable all circuitry in the device if V_M drops below the undervoltage lockout threshold.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Output Drivers

The DRV8803 device contains four protected low-side drivers. Each output has an integrated clamp diode connected to a common pin, VCLAMP.

VCLAMP can be connected to the main power supply voltage, VM. VCLAMP can also be connected to a Zener or TVS diode to VM, allowing the switch voltage to exceed the main supply voltage VM. This connection can be beneficial when driving loads that require very fast current decay, such as unipolar stepper motors.

In all cases, the voltage on the outputs must not be allowed to exceed the maximum output voltage specification.

7.3.2 Protection Circuits

The DRV8803 device is fully protected against undervoltage, overcurrent and overtemperature events.

7.3.2.1 Overcurrent Protection (OCP)

An analog current limit circuit on each FET limits the current through the FET by removing the gate drive. If this analog current limit persists for longer than the t_{OCP} deglitch time (approximately 3.5 μ s), the driver will be disabled and the nFAULT pin will be driven low. The driver will remain disabled for the t_{RETRY} retry time (approximately 1.2ms), then the fault will be automatically cleared. The fault will be cleared immediately if either the RESET pin is activated or the VM is removed and reapplied.

7.3.2.2 Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all output FETs will be disabled and the nFAULT pin will be driven low. Once the die temperature has fallen to a safe level, operation will automatically resume.

7.3.2.3 Undervoltage Lockout (UVLO)

If at any time the voltage on the VM pin falls below the undervoltage lockout threshold voltage, all circuitry in the device will be disabled, and internal logic will be reset. Operation will resume when VM rises above the UVLO threshold.

7.4 Device Functional Modes

7.4.1 Parallel Interface Operation

The DRV8803 device is controlled with a simple parallel interface. Logically, the interface is shown in 🗵 7-1.




図 7-1. Parallel Interface Operation

7.4.2 nENBL and RESET Operation

The nENBL pin enables or disables the output drivers. nENBL must be low to enable the outputs. Note that nENBL has an internal pulldown.

The RESET pin, when driven active high, resets internal logic. All inputs are ignored while RESET is active. Note that RESET has an internal pulldown. An internal power-up reset is also provided, so it is not required to drive RESET at power up.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The DRV8803 device can be used to drive upto four independent unipolar loads such as unipolar BDCs, solenoids such as valves, relays etc. or to drive one unipolar stepper

8.1.1 Application as Load driver




図 8-1. DRV8803 used to drive 4 Independent solenoid valves

8.1.1.1 Design Requirements

表 8-1 lists the design parameters for this design example.

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
Supply Voltage	V_{M}, V_{LOAD}	24V
Valve Peak current	I _{PEAK}	200mA
Valve Peak current time	t _{PEAK}	100ms
Valve Hold current	I _{HOLD}	100mA
PWM frequency	f _{PWM}	25kHz

表 8-1. Design Parameters

8.1.1.2 Detailed Design Procedure

8.1.1.2.1 Supply Voltage

This is characteristic to the loads used. A higher voltage allows for fast opening/closing of the solenoid, enabling faster operation.

Copyright © 2025 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ) を送信

13



8.1.1.2.2 Load Current

The current path starts from the supply VLOAD, and moves through the inductive winding load, and low-side sinking NMOS power FET. Power dissipation losses in one sink NMOS power FET are shown in 式 1.

$$P = I^2 \times R_{DS(on)} \tag{1}$$

The DRV8803 device has been measured to be capable of 1.5A Single Channel or 800-mA Four Channels with the DW package, 2A Single Channel or 1A Four Channels with the PWP, and 1.9A Single Channel or 0.9A Four Channels with the DYZ package at 25°C on standard FR-4 PCBs. The maximum RMS current varies based on PCB design and the ambient temperature.

With loads such as Relays and solenoid valves, the load tends to heat up and degrade if it is allowed to remain completely turned on. This can affect the long term reliability of the load and can even damage it in some cases. The DRV8803 offers an integrated Free wheeling diode and a simple-to-use parallel interface. Since such loads are inductive, the user can PWM the LSFET ON/OFF to regulate the current.

8.1.1.2.2.1 Peak Current

Load such as Solenoid/Relay needs to be energized at a temporary higher level of Load current and his higher level of current needs to be maintained for as long as Peak time (t_{PFAK}) in order for the load to reliably turn on. This Load current can be controlled by PWM control of the LSFET at required duty cycle.

8.1.1.2.2.2 Hold Current

Once the Peak time is elapsed, the Duty cycle and consequently Load current can be lowered to a Holding value of current. The Load can be kept on at this lower current for much longer durations

8.1.1.2.2.3 Frequency

The LSFET can be PWM controlled at a frequency which can be decided based on factors such as Load Inductance, Load resistance, desired/ tolerable ripply in Load current. PWM can be done outside audio band (>20kHz) for low audible noise operation

Product Folder Links: DRV8803

資料に関するフィードバック(ご意見やお問い合わせ)を送信

8.1.1.3 Application Curves




図 8-2. DRV8803 used to drive Solenoid Valves

15



8.1.2 Application as Unipolar Stepper Driver




図 8-3. DRV8803 used to drive one 5-wire unipolar stepper

8.1.2.1 Design Requirements

Following Table lists the Design parameters for this design example

DESIGN PARAMETER REFERENCE **EXAMPLE VALUE** V_{M} 24V Supply Voltage Motor Winding Resistance R_{L} 7.4Ω / phase Motor Full step Angle θ_{STEP} 1.8°/step Motor Rated Current 0.75A I_{RATED} PWM frequency 31.25kHz f_{PWM}

表 8-2. Design Parameters

8.1.2.2 Detailed Design Procedure

8.1.2.2.1 Motor Voltage

The motor voltage to use will depend on the ratings of the motor selected and the desired torque. A higher voltage shortens the current rise time in the coils of the stepper motor allowing the motor to produce a greater average torque. Using a higher voltage also allows the motor to operate at a faster speed than a lower voltage.


8.1.2.2.2 Drive Current

The current path starts from the supply VM, and moves through the inductive winding load, and low-side sinking NMOS power FET. Power dissipation losses in one sink NMOS power FET are shown in 式 1.

$$P = I^2 \times R_{DS(on)} \tag{2}$$

The DRV8803 device has been measured to be capable of 1.5A Single Channel or 800-mA Four Channels with the DW package, 2A Single Channel or 1A Four Channels with the PWP, and 1.9A Single Channel or 0.9A Four Channels with the DYZ package at 25°C on standard FR-4 PCBs. The maximum RMS current varies based on PCB design and the ambient temperature.

8.1.2.3 Application Curves



Power Supply Recommendations

8.1 Bulk Capacitance

Having appropriate local bulk capacitance is an important factor in motor drive system design. It is generally beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size.

The amount of local capacitance needed depends on a variety of factors, including:

- · The highest current required by the motor system.
- The power supply's capacitance and ability to source current.
- The amount of parasitic inductance between the power supply and motor system.
- The acceptable voltage ripple.

Copyright © 2025 Texas Instruments Incorporated


資料に関するフィードバック(ご意見やお問い合わせ)を送信

17



- The type of motor used (Brushed DC, Brushless DC, Stepper).
- The motor braking method.

The inductance between the power supply and the motor drive system will limit the rate of current that can change from the power supply. If the local bulk capacitance is too small, the system will respond to excessive current demands or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage remains stable, and a high current can be quickly supplied.



Example Setup of Motor Drive System with External Power Supply

図 8-8. Example Setup of Motor Drive System With External Power Supply

The voltage rating for bulk capacitors should be higher than the operating voltage, to provide margin for cases when the motor transfers energy to the supply.

8.2 Layout

8.2.1 Layout Guidelines

The bulk capacitor should be placed to minimize the distance of the high-current path through the motor driver device. The connecting metal trace widths should be as wide as possible, and numerous vias should be used when connecting PCB layers. These practices minimize inductance and allow the bulk capacitor to deliver high current.

Small-value capacitors should be ceramic, and placed closely to device pins.

The high-current device outputs should use wide metal traces.

The device thermal pad should be soldered to the PCB top-layer ground plane. Multiple vias should be used to connect to a large bottom-layer ground plane. The use of large metal planes and multiple vias help dissipate the $I^2 \times R_{DS(on)}$ heat that is generated in the device.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

8.2.2 Layout Example




図 8-9. Recommended Layout

8.2.3 Thermal Consideration

8.2.3.1 Thermal Protection

The DRV8803 device has thermal shutdown (TSD) as described above. If the die temperature exceeds approximately 150°C, the device will be disabled until the temperature drops to a safe level.

Any tendency of the device to enter TSD is an indication of either excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.

8.2.3.2 Power Dissipation

Power dissipation in the DRV8803 device is dominated by the power dissipated in the output FET resistance, or $R_{DS(on)}$. Average power dissipation of each FET when running a static load can be roughly estimated by \vec{x} 3:

$$P = R_{DS(ON)} \bullet (I_{OUT})^2$$
(3)

where

- · P is the power dissipation of one FET
- R_{DS(ON)} is the resistance of each FET
- I_{OUT} is equal to the average current drawn by the load.

At start-up and fault conditions, this current is much higher than normal running current; consider these peak currents and their duration. When driving more than one load simultaneously, the power in all active output stages must be summed.

The maximum amount of power that can be dissipated in the device is dependent on ambient temperature and heatsinking.

Note that $R_{DS(on)}$ increases with temperature, so as the device heats, the power dissipation increases. This must be taken into consideration when sizing the heatsink.



8.2.3.3 Heatsinking

The DRV8803DW package uses a standard SOIC outline, but has the center pins internally fused to the die pad to more efficiently remove heat from the device. The two center leads on each side of the package should be connected together to as large a copper area on the PCB as is possible to remove heat from the device. If the copper area is on the opposite side of the PCB from the device, thermal vias are used to transfer the heat between top and bottom layers.

In general, the more copper area that can be provided, the more power can be dissipated.

The DRV8803PWP (HTSSOP package) and the DRV8803DYZ (SOT-23-THN package) uses an exposed thermal pad. The exposed pad removes heat from the device. For proper operation, this pad must be thermally connected to copper on the PCB to dissipate heat. On a multi-layer PCB with a ground plane, this can be accomplished by adding a number of vias to connect the thermal pad to the ground plane. On PCBs without internal planes, copper area can be added on either side of the PCB to dissipate heat. If the copper area is on the opposite side of the PCB from the device, thermal vias are used to transfer the heat between top and bottom layers.

For details about how to design the PCB, see the TI Application Report, *PowerPAD Thermally Enhanced Package* (SLMA002), and TI Application Brief, *PowerPAD Made Easy* (SLMA004), available at www.ti.com.



9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation see the following:

- PowerPAD Thermally Enhanced Package, SLMA002.
- PowerPAD Made Easy, SLMA004.

9.2 Community Resources

9.3 Trademarks

すべての商標は、それぞれの所有者に帰属します。

10 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: DRV8803

Copyright © 2025 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

21



PACKAGE OUTLINE

DYZ0016A

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE SEATING PLANE -C PIN 1 INDEX AREA △ 0.1 C Α 14X 0.5 16 4.3 4.1 NOTE 3 2X 3.5 В - 1.1 MAX 16X 0.31 (9°) TYP Ф 0.1M C A B 0.2 0.08 TYP SEE DETAIL A 0.25 **GAUGE PLANE DETAIL A** 4228945/C 03/2024

NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- Reference JEDEC Registration MO-345, Variation AA




資料に関するフィードバック(ご意見やお問い合わせ) を送信



EXAMPLE BOARD LAYOUT

DYZ0016A

SOT-23-THIN - 1.1 mm max height



NOTES: (continued)

- Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






DYZ0016A

EXAMPLE STENCIL DESIGN

SOT-23-THIN - 1.1 mm max height



NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



Product Folder Links: DRV8803

資料に関するフィードバック (ご意見やお問い合わせ) を送信

www.ti.com 7-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
DRV8803DW	Obsolete	Production	SOIC (DW) 20	-	-	Call TI	Call TI	-40 to 125	DRV8803DW
DRV8803DWR	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DRV8803DW
DRV8803DWR.A	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DRV8803DW
DRV8803DYZR	Active	Production	SOT-23-THIN (DYZ) 16	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	DRV8803
DRV8803DYZR.A	Active	Production	SOT-23-THIN (DYZ) 16	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	DRV8803
DRV8803PWP	Obsolete	Production	HTSSOP (PWP) 16	-	-	Call TI	Call TI	-40 to 125	DRV8803
DRV8803PWPR	Active	Production	HTSSOP (PWP) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8803
DRV8803PWPR.A	Active	Production	HTSSOP (PWP) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8803
DRV8803PWPR.B	Active	Production	HTSSOP (PWP) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8803
DRV8803PWPRG4.A	Active	Production	HTSSOP (PWP) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8803
DRV8803PWPRG4.B	Active	Production	HTSSOP (PWP) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8803

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 7-Nov-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8803DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
DRV8803PWPR	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 24-Jul-2025



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV8803DWR	SOIC	DW	20	2000	356.0	356.0	45.0
DRV8803PWPR	HTSSOP	PWP	16	2000	350.0	350.0	43.0



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- 5. Reference JEDEC Registration MO-345, Variation AA






NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SOIC



NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.






Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 8. Size of metal pad may vary due to creepage requirement.
- Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日: 2025 年 10 月