









DS92LV040A

JAJS707E - JANUARY 2001-REVISED JANUARY 2018

DS92LV040A 4チャネルBus LVDSトランシーバ

V1)

1 特長

- Bus LVDS信号
- 伝搬遅延: ドライバ2.3ns (最大値)、レシーバ3.2ns (最大値)
- 低消費電力CMOS設計
- 100%遷移時間: ドライバ1ns (標準値)、レシーバ 1.3ns (標準値)
- 高速転送レート(155Mbps超)
- V_{ID}=200mVでの同相電圧範囲は0.1V~2.3V
- レシーバ感度: 70mV
- ポート・ピンでの開放および終端時のフェイル セーフ機能のサポート
- 3.3V動作
- グリッチの生じない電源オン/オフ(ドライバおよびレシーバのディセーブルによる)
- 低容量(標準値5pF)のBus LVDS負荷
- 平衡出力インピーダンス
- 44ピンWQFNパッケージで供給
- 電源オフ時に高インピーダンスとなるバス・ピン (V_{CC}=0V)

2 アプリケーション

二重終端アプリケーション向けの設計

3 概要

DS92LV040Aは、バックプレーンおよびケーブルでの伝送に最適な、高速かつ低消費電力のBus LVDSインターフェイス用トランシーバです。このデバイスは、3.3V単一電源で動作し、4チャネル分の差動ライン・ドライバとレシーバを内蔵しています。Bus LVDS側は、ドライバ出力とレシーバ入力を内部で接続してバス負荷を小さくしています。このデバイスはフロースルー型のピン配置を採用していますので、プリント基板の設計ではコネクタとピン間のスタブ長を短くすることができます。


このドライバは3V LVTTLレベル入力(シングルエンド)を、 差動のBus LVDS (BLVDS)出力レベルに変換します。こ れにより、EMIを低減しつつ低消費電力で高速動作を実 現します。また、差動信号により、±1V以上の同相電圧ノイ ズ除去が実現されます。 レシーバのスレッショルドは+0/-70mVを下回ります。レシーバは差動Bus LVDS信号を標準的な (LVTTL/LVCMOS)レベルに変換できます(詳細については、「アプリケーション情報」セクションを参照してくださ

製品情報(1)

型番	パッケージ	本体サイズ(公称)
DS92LV040A	WQFN (44)	7.00mm×7.00mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末 尾にある注文情報を参照してください。

概略機能図



Copyright © 2018, Texas Instruments Incorporated



目次

1	特長 1		8.3 Feature Description	9
2	アプリケーション1		8.4 Device Functional Modes	10
3	概要 1	9	Application and Implementation	11
4	改訂履歴2		9.1 Application Information	11
5	Pin Configuration and Functions		9.2 Typical Application	11
6	Specifications4	10	Power Supply Recommendations	13
•	6.1 Absolute Maximum Ratings 4	11	Layout	14
	6.2 ESD Ratings		11.1 Layout Guidelines	14
	6.3 Recommended Operating Conditions		11.2 Layout Example	17
	6.4 Thermal Information	12	デバイスおよびドキュメントのサポート	19
	6.5 DC Electrical Characteristics		12.1 ドキュメントのサポート	19
	6.6 AC Electrical Characteristics		12.2 ドキュメントの更新通知を受け取る方法	19
7	Parameter Measurement Information 6		12.3 コミュニティ・リソース	19
	7.1 Test Circuits and Timing Waveforms		12.4 商標	19
8	Detailed Description9		12.5 静電気放電に関する注意事項	19
_	8.1 Overview		12.6 Glossary	19
	8.2 Functional Block Diagram9	13	メカニカル、パッケージ、および注文情報	19

4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Revision D (April 2013) から Revision E に変更


Page

Revision C (April 2013) から Revision D に変更

Page



5 Pin Configuration and Functions



Pin Functions

PIN NAME	PIN#	INPUT/ OUTPUT	DESCRIPTIONS
DO+/RI+	14, 16, 19, 21	I/O	True Bus LVDS Driver Outputs and Receiver Inputs.
DO-/RI-	13, 15, 18, 20	I/O	Complimentary Bus LVDS Driver Outputs and Receiver Inputs.
D _{IN}	35, 37, 40, 42	1	LVTTL Driver Input. No pull up or pull down is attached to this pin
RO	36, 38, 41, 43	0	LVTTL Receiver Output.
RE12	29	I	Receiver Enable LVTTL Input (Active Low). This pin, when low, configures receiver outputs, RO1 and RO2 active. When this pin is high, RO1 and RO2 are TRI-STATE. If this pin is floating, a weak current source to V _{CC} causes RO1 and RO2 to be TRI-STATE
RE34	5	I	Receiver Enable LVTTL Input (Active Low). This pin, when low, configures receiver outputs, RO3 and RO4 active. When this pin is high, RO3 and RO4 are TRI-STATE. If this pin is floating, a weak current source to V _{CC} causes RO3 and RO4 to be TRI-STATE
DE12	26	I	Driver Enable LVTTL Input (Active High). This pin, when high, configures driver outputs, DO1+/RIN1+, DO1-/RIN1- and DO2+/RIN2+, DO2-/RIN2- active. When this pin is low, driver outputs 1 and 2 are TRI-STATE. If this pin is floating, a weak current source to V _{CC} causes driver outputs 1 and 2 to be active
DE34	8	I	Driver Enable LVTTL Input (Active High). This pin, when high, configures driver outputs, DO3+/RIN3+, DO3-/RIN3- and DO4+/RIN4+, DO4-/RIN4- active. When this pin is low, driver outputs 3 and 4 are TRI-STATE. If this pin is floating, a weak current source to V _{CC} causes driver outputs 3 and 4 to be active
GND	4, 28, 31, 39	Ground	Ground for digital circuitry (must connect to GND on PC board). These pins connected internally.
V _{CC}	3, 6, 30	Power	V _{CC} for digital circuitry (must connect to V _{CC} on PC board). These pins connected internally.
AGND	9, 17, 25	Ground	Ground for analog circuitry (must connect to GND on PC board). These pins connected internally.
AV _{CC}	7, 10, 22, 27	Power	Analog V _{CC} (must connect to V _{CC} on PC board). These pins connected internally.
NC	1, 2, 11, 12, 23, 24, 32, 33, 34, 44	N/A	Reserved for future use, leave open circuit.
DAP		GND	Must connect to GND plane through vias to achieve the theta ja specified under Absolute Maximum Ratings. The DAP (die attach pad) is the heat transfer material that is centered on the bottom of the WQFN package. Refer to application note AN-1187 () for attachment details.



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)ccr (3)

	MIN	MAX	UNIT	
Supply Voltage, V _{CC}		4	V	
Enable Input Voltage (DE, RE)	-0.3	V _{CC} +0.3 V	V	
Driver Input Voltage (D _{IN})	-0.3	V _{CC} +0.3 V	V	
Driver Short Circuit Current Duration		Continuous		
Receiver Output Voltage (R _{OUT})	-0.3	V _{CC} +0.3 V	V	
Bus Pin Voltage (DO±/RI±)	-0.3	3.9	V	
Storage temperature, T _{stg}	− 65	150	°C	

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified except V_{OD}, ΔV_{OD} and V_{ID}.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (3)	±2000	
V _(ESD)	Electrostatic discharge (1)(2)	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽⁴⁾	±1000	V

- (1) All typicals are given for V_{CC} = +3.3 V and T_A = +25°C, unless otherwise stated.
- (2) ESD Rating: HBM (1.5 k Ω , 100 pF) > 4 kV EIAJ (0 Ω , 200 pF) > 250.
- (3) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- 4) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
V _{CC}	Supply Voltage		3	3.6	V
	Receiver Input Voltage		0	2.4	V
T _A	Ambient Free Air Temperature		-40	85	°C
	Slowest Input Edge Rate, Δt/ΔV	Data		1	ns/V
	Slowest Input Edge Rate, $\Delta t/\Delta V$ (20% to 80%) ⁽¹⁾	Control		3	ns/V

⁽¹⁾ Generator waveforms for all tests unless otherwise specified: f = 25 MHz, $Z_O = 50 \Omega$, t_r , $t_f = <1$ ns (0%–100%). To ensure fastest propagation delay and minimum skew, data input edge rates should be equal to or faster than 1 ns/V; control signals equal to or faster than 3 ns/V. In general, the faster the input edge rate, the better the AC performance.

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	DS92LV040A NJN (WQFN) 44 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)	25.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	25.5	°C/W

- For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.
- (2) Package must be mounted to pc board in accordance with AN-1187 (SNOA401) to achieve thermals.



6.5 DC Electrical Characteristics (1)

Over recommended operating supply voltage and temperature ranges unless otherwise specified. (2)(3)

	PARAMETER	TEST CON	IDITIONS	PIN	MIN	TYP	MAX	UNIT
V _{OD}	Output Differential Voltage				200	300	460	mV
ΔV_{OD}	V _{OD} Magnitude Change	D 070 🖾 4				5	27	mV
Vos	Offset Voltage	R _L = 27Ω, ⊠ 1			1.1	1.3	1.5	V
ΔV_{OS}	Offset Magnitude Change			DO+/RI+,		5	10	mV
V _{OHD}	Driver Output High Voltage	$R_L = 27\Omega$		DO-/RI-		1.4	1.65	V
V _{OLD}	Driver Output Low Voltage	$R_L = 27\Omega$			0.95	1.1		V
I _{OSD}	Driver Output Short Circuit Current	$V_{OD} = 0V$, DE = V_{CC} , Dri together	ver outputs shorted			30	45	mA
		V _{ID} = +300 mV			V _{CC} -0.2			V
V_{OHR}	Receiver Voltage Output High ⁽⁴⁾	Inputs Open	I _{OH} = −4 mA		V _{CC} -0.2			V
Onk	l l l l l l l l l l l l l l l l l l l	Inputs Terminated, $R_L = 27\Omega$	TOTAL TRANSPORT	R _{OUT}	V _{CC} -0.2			V
V_{OLR}	Receiver Voltage Output Low	$I_{OL} = 4.0 \text{ mA}, V_{ID} = -300$) mV			0.05	0.100	V
	Receiver Output Dynamic Current	$V_{ID} = 300 \text{mV}, V_{OUT} = V_{C}$	_C -1.0V		-50	33		mA
I _{OD}	Receiver Output Dynamic Current	$V_{ID} = -300$ mV, $V_{OUT} = 1$.0V			36	60	mA
V_{TH}	Input Threshold High (5)	DE = 0V, Over common	mode range			-40	0	mV
V_{TL}	Input Threshold Low ⁽⁵⁾	DL = 0V, Over common	mode range		-70	-40		mV
V_{CMR}	Receiver Common Mode Range			DO+/RI+, DO-/RI-	V _{ID} /2		2.4 - V _{ID} /2	V
I _{IN}	Input Current	DE = 0V, \overline{RE} = 2.4V, V _{IN} = +2.4V or 0V			-20	±1	+20	μΑ
		$V_{CC} = 0V, V_{IN} = +2.4V o$	r 0V		-20	±1	+20	μΑ
V_{IH}	Minimum Input High Voltage				2.0		V _{cc}	V
V_{IL}	Maximum Input Low Voltage				GND		0.8	V
I _{IH}	Input High Current	$V_{IN} = V_{CC}$ or 2.4V		D _{IN} , DE, RE	-20	±2.5	+20	μΑ
$I_{\rm IL}$	Input Low Current	V _{IN} = GND or 0.4V			-20	±2.5	+20	μΑ
V_{CL}	Input Diode Clamp Voltage	I _{CLAMP} = −18 mA			-1.5	-0.8		V
I _{CCD}	Power Supply Current Drivers Enabled, Receivers Disabled	No Load, DE = \overline{RE} = V_{CC} DIN = V_{CC} or GND	C,			20	40	mA
I _{CCR}	Power Supply Current Drivers Disabled, Receivers Enabled	$DE = \overline{RE} = 0V, V_{ID} = \pm 30$	00mV			27	40	mA
I _{CCZ}	Power Supply Current, Drivers and Receivers TRI-STATE	$DE = 0V; \overline{RE} = V_{CC},$ $DIN = V_{CC} \text{ or GND}$		V _{CC}		28	40	mA
I _{CC}	Power Supply Current, Drivers and Receivers Enabled	$\begin{aligned} & DE = V_{CC}; \overline{RE} = 0V, \\ & DIN = V_{CC} \text{ or GND}, \\ & R_{L} = 27\Omega \end{aligned}$				70	100	mA
l _{OFF}	Power Off Leakage Current	$V_{CC} = 0V \text{ or OPEN},$ $D_{IN}, DE, \overline{RE} = 0V \text{ or OP}$ $V_{APPLIED} = 3.6V \text{ (Port Pin)}$		DO+/RI+, DO-/RI-	-20		+20	μА
C _{OUTPUT}	Capacitance at Bus Pins			DO+/RI+, DO-/RI-		5		pF
C _{OUTPUT}	Capacitance at R _{OUT}			R _{OUT}		5		pF

- (1) The DS92LV040A functions within datasheet specification when a resistive load is applied to the driver outputs.
- All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified except V_{OD} , ΔV_{OD} and V_{ID} . All typicals are given for V_{CC} = +3.3 V and T_A = +25°C, unless otherwise stated. V_{OH} fail-safe terminated test performed with 27 Ω connected between RI+ and RI- inputs. No external voltage is applied. Propagation delays, transition times, and receiver threshold are ensured by design and characterization.



6.6 AC Electrical Characteristics


Over recommended operating supply voltage and temperature ranges unless otherwise specified. (1)

	PARAMETER	TEST CONDITIONS (2)	MIN	TYP	MAX	UNIT
DIFFEREN	ITIAL DRIVER TIMING REQUIREMENTS	,	•			
t _{PHLD}	Differential Prop. Delay High to Low ⁽³⁾		1	1.5	2.3	ns
t _{PLHD}	Differential Prop. Delay Low to High ⁽³⁾		1	1.5	2.3	ns
t _{SKD1}	Differential Skew t _{PHLD} -t _{PLHD} (duty cycle) (4) (3)	$R_L = 27\Omega$,		80	160	ps
t _{CCSK}	Channel to Channel Skew (all 4 channels) (3) (5)	✓ 2, ☒ 3,C_L = 10 pF		220	400	ps
t _{TLH}	Transition Time Low to High (20% to 80%)		0.4	0.75	1.3	ns
t _{THL}	Transition Time High to Low (80% to 20%)		0.4	0.75	1.3	ns
t _{PHZ}	Disable Time High to Z			5	10	ns
t _{PLZ}	Disable Time Low to Z	$R_L = 27\Omega$,		5	10	ns
t _{PZH}	Enable Time Z to High	─────────────────────────────────────		5	10	ns
t _{PZL}	Enable Time Z to Low	- '		5	10	ns
f _{MAXD}	Ensured operation per data sheet up to the Min. Duty Cycle 45/55%,Transition time ≤ 25% of period ⁽³⁾		85	125		MHz
DIFFEREN	ITIAL RECEIVER TIMING REQUIREMENTS	•	*			*
t _{PHLDR}	Differential Prop. Delay High to Low ⁽³⁾		1.6	2.4	3.2	ns
t _{PLHDR}	Differential Prop Delay Low to High ⁽³⁾		1.6	2.4	3.2	ns
t _{SDK1R}	Differential Skew t _{PHLD} -t _{PLHD} (duty cycle) ⁽⁴⁾⁽³⁾	図 6. 図 7.		85	160	ps
t _{CCSKR}	Channel to Channel Skew (all 4 channels) (3) (5)	C _L = 15 pF		140	300	ps
t _{TLHR}	Transition Time Low to High (10% to 90%) ⁽³⁾		0.85	1.25	2	ns
t _{THLR}	Transition Time High to Low (90% to 10%) ⁽³⁾		0.85	1.03	2	ns
t _{PHZ}	Disable Time High to Z			3	10	ns
t _{PLZ}	Disable Time Low to Z	$R_L = 500\Omega$,		3	10	ns
t _{PZH}	Enable Time Z to High	─────────────────────────────────────		3	10	ns
t _{PZL}	Enable Time Z to Low			3	10	ns
f _{MAXR}	Ensured operation per data sheet up to the Min. Duty Cycle 45/55%,Transition time ≤ 25% of period ⁽³⁾		85	125		MHz

- (1) Generator waveforms for all tests unless otherwise specified: f = 25 MHz, $Z_O = 50 \Omega$, t_r , $t_f = <1$ ns (0%–100%). To ensure fastest propagation delay and minimum skew, data input edge rates should be equal to or faster than 1 ns/V; control signals equal to or faster than 3ns/V. In general, the faster the input edge rate, the better the AC performance.
- (2) C_L includes probe and fixture capacitance.
- 3) Propagation delays, transition times, and receiver threshold are ensured by design and characterization.
- (4) t_{SKD1} |t_{PHLD}-t_{PLHD}| is the worst case pulse skew (measure of duty cycle) over recommended operation conditions.
- (5) Chip to Chip skew is the difference in differential propagation delay between any channels of any devices, either edge.

7 Parameter Measurement Information

7.1 Test Circuits and Timing Waveforms



☑ 1. Differential Driver DC Test Circuit



Test Circuits and Timing Waveforms (continued)




図 2. Differential Driver Propagation Delay and Transition Time Test Circuit




図 3. Differential Driver Propagation Delay and Transition Time Waveforms




図 4. Driver TRI-STATE Delay Test Circuit




図 5. Driver TRI-STATE Delay Waveforms

Test Circuits and Timing Waveforms (continued)




図 6. Receiver Propagation Delay and Transition Time Test Circuit




図 7. Receiver Propagation Delay and Transition Time Waveforms




図 8. Receiver TRI-STATE Delay Test Circuit




図 9. Receiver TRI-STATE Delay Waveforms




8 Detailed Description

8.1 Overview

BLVDS drivers and receivers are intended to be used in a differential backplane configuration. Transceivers or receivers are connected to the driver through a balanced media such as differential PCB traces. Typically, the characteristic differential impedance of the media ($Z_{\rm O}$) is in the range of 50 Ω to 100 Ω . Two termination resistors of $Z_{\rm O}$ Ω each are placed at the ends of the transmission line backplane. The termination resistor converts the current sourced by the driver into a voltage that is detected by the receiver. The effects of mid-stream connector(s), cable stub(s), and other impedance discontinuity as well as ground shifting, noise margin limits, and total termination loading must be taken into account.

8.2 Functional Block Diagram



Copyright © 2018, Texas Instruments Incorporated

8.3 Feature Description

The DS92LV040A differential line driver is a balanced current mode design. A current mode driver, generally speaking has a high output impedance (100 Ω) and supplies a reasonably constant current for a range of loads (a voltage mode driver on the other hand supplies a constant voltage for a range of loads). The current is switched through the load in one direction to produce a logic state and in the other direction to produce the other logic state.



Feature Description (continued)

The current mode driver provides substantial benefits over voltage mode drivers, such as an RS-422 driver. Its quiescent current remains relatively flat versus switching frequency. Whereas the RS-422 voltage mode driver increases exponentially in most case between 20 MHz-50 MHz. This is due to the overlap current that flows between the rails of the device when the internal gates switch. Whereas the current mode driver switches a fixed current between its output without any substantial overlap current. This is similar to some ECL and PECL devices, but without the heavy static ICC requirements of the ECL/PECL designs. LVDS requires 80% less current than similar PECL devices. AC specifications for the driver are a tenfold improvement over other existing RS-422 drivers. The TRI-STATE function allows the driver outputs to be disabled, thus obtaining an even lower power state when the transmission of data is not required.

8.4 Device Functional Modes

表 1. Functional Table

MODE SELECTED	DE	RE
DRIVER MODE	Н	Н
RECEIVER MODE	L	L
TRI-STATE MODE	L	Н
LOOP BACK MODE	Н	L

表 2. Transmitter Mode

	INPUTS	OUTI	PUTS
DE D _{IN}		DO+	DO-
Н	L	L	Н
Н	Н	Н	L
Н	0.8V< D _{IN} <2.0V	X	X
L	X	Z	Z

表 3. Receiver Mode

	INPUTS	OUTPUT
RE	(RI+) – (RI−)	
L	L (< -70 mV)	L
L	H (> 0 mV)	П
L	$-70 \text{ mV} < V_{\text{ID}} < 0 \text{ mV}$	X
Н	X	Z



9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The DS92LV040A is a Bus LVDS transceiver intended to be used in a differential backplane configuration. Transceivers or receivers are connected to the driver through a balanced media such as differential PCB traces. Typically, the characteristic differential impedance of the media (Z_0) is in the range of 50 Ω to 100 Ω . Two termination resistors of Z_0 Ω each are placed at the ends of the transmission line backplane. The termination resistor converts the current sourced by the driver into a voltage that is detected by the receiver. The effects of mid-stream connector(s), cable stub(s), and other impedance discontinuity as well as ground shifting, noise margin limits, and total termination loading must be taken into account.

The output current is typically 12 mA. The current mode requires that a resistive termination be employed to terminate the signal and to complete the loop. Unterminated configurations are not allowed. The 12 mA loop current will develop a differential voltage of about 300 mV across a 27 Ω (double terminated 54 Ω differential transmission backplane) effective resistance, which the receiver detects with a 230 mV minimum differential noise margin neglecting resistive line losses (driven signal minus receiver threshold (300 mV – 70 mV = 230 mV)). The signal is centered around +1.2 V (Driver Offset, V_{OS}) with respect to ground. Note that the steady-state voltage (V_{SS}) peak-to-peak swing is twice the differential voltage (V_{OD}) and is typically 600 mV.

9.2 Typical Application

9.2.1 Multipoint Communications

In a multipoint configuration many transmitters and many receivers can be interconnected on a single transmission line. The key difference compared to multi-drop is the presence of two or more drivers. Such a situation creates contention issues that need not be addressed with point-to-point or multidrop systems. Multipoint operation allows for bidirectional, half-duplex communication over a single balanced media pair. To support the location of the various drivers throughout the transmission line, double termination of the transmission line is now necessary.


The major challenge that system designers encounter are the impedance discontinuities that device loading and device connections (stubs) introduce on the common bus. Matching the impedance of the loaded bus and using signal drivers with controlled signal edges are the keys to error-free signal transmissions in multipoint topologies.



Copyright © 2018. Texas Instruments Incorporated

図 10. Bidirectional Half-Duplex Point-to-Point Applications

Typical Application (continued)



Copyright © 2018, Texas Instruments Incorporated

図 11. Multi-Point Bus Applications

9.2.2 Design Requirements

For this design example, use the parameters listed in 表 4.

表 4. Design Parameters

PARAMETERS	VALUES				
Driver supply voltage	3 to 3.6 V				
Driver input voltage	0.8 to 3.3 V				
Driver signaling rate	DC to 200 Mbps				
Interconnect characteristic impedance	100 Ω				
Termination resistance (differential)	100 Ω				
Number of receiver nodes	2 to 32				
Receiver supply voltage	3 to 3.6 V				
Receiver input voltage	0 to (V_{CC} – 0.8) V				
Receiver signaling rate	DC to 200 Mbps				
Ground shift between driver and receiver	±1 V				

9.2.3 Detailed Design Procedure

9.2.3.1 Supply Voltage

The DS92LV040A is operated from a single supply. The device can support operations with a supply as low as 3 V and as high as 3.6 V.

9.2.3.2 Supply Bypass Capacitance

Bypass capacitors play a key role in power distribution circuitry. At low frequencies, power supply offers very low-impedance paths between its terminals. However, as higher frequency currents propagate through power traces, the source is often incapable of maintaining a low-impedance path to ground. Bypass capacitors are used to address this shortcoming. Usually, large bypass capacitors (10 μ F to 1000 μ F) at the board level do a good job up into the kHz range. Due to their size and length of their leads, large capacitors tend to have large inductance values at the switching frequencies. To solve this problem, smaller capacitors (in the nF to μ F range) must be installed locally next to the integrated circuit.



9.2.3.3 Termination Resistors

Multipoint LVDS communication channel employs a current source driving a transmission line which is terminated with two resistive loads. These loads serve to convert the transmitted current into a voltage at the receiver input. To ensure good signal integrity, the termination resistors should be matched to the characteristic impedance of the transmission line. The designer should ensure that the termination resistors are within 10% of the nominal media characteristic impedance. If the transmission line is targeted for 100- Ω impedance, the termination resistors should be between $90~\Omega$ and $110~\Omega$. The line termination resistors are typically placed at the ends of the transmission line.

9.2.3.4 Interconnecting Media

The backplane and connectors should have a matched differential impedance. Use controlled impedance traces which match the differential impedance of your transmission medium (ie. backplane or cable) and termination resistor(s). Run the differential pair trace lines as close together as possible as soon as they leave the IC. This helps eliminate reflections and ensure noise is coupled as common-mode. In fact, it has been determined that differential signals which are 1 mm apart radiate far less noise than traces 3 mm apart since magnetic field cancellation is much better with the closer traces. Plus, noise induced on the differential lines is much more likely to appear as common-mode which is rejected by the receiver. Match electrical lengths between traces to reduce skew. Skew between the signals of a pair means a phase difference between signals which destroys the magnetic field cancellation benefits of differential signals and EMI will result.

Stub lengths should be kept to a minimum. The typical transition time of the DS92LV040A Bus LVDS output is 0.75 ns (20% to 80%). The extrapolated 100 percent time is 0.75/0.6 or 1.25 ns. For a general approximation, if the electrical length of a trace is greater than 1/5 of the transition edge, then the trace is considered a transmission line. For example, 1.25 ns/5 is 250 picoseconds. Let velocity equal 160 ps per inch for a typical loaded backplane. Then maximum stub length is 250 ps/160 ps/in or 1.56 inches. To determine the maximum stub for the backplane, determine the propagation velocity for the actual conditions (refer to application notes AN 905 and AN 808)

10 Power Supply Recommendations

The driver and receivers in this data sheet are designed to operate from a single power supply. Both drivers and receivers operate with supply voltages in the range of 3 V to 3.6 V. In a typical application, a driver and a receiver may be on separate boards, or even separate equipment. In these cases, separate supplies would be used at each location. The expected ground potential difference between the driver power supply and the receiver power supply would be less than ±1 V. Board level and local device level bypass capacitance should be used and are covered Supply Bypass Capacitance.



11 Layout

11.1 Layout Guidelines

11.1.1 Microstrip vs. Stripline Topologies

As per SLLD009, printed-circuit boards usually offer designers two transmission line options: Microstrip and stripline. Microstrips are traces on the outer layer of a PCB, as shown in 🗵 12.




図 12. Microstrip Topology

Striplines are traces between two ground planes. Striplines are less prone to emissions and susceptibility problems because the reference planes effectively shield the embedded traces. However, from the standpoint of high-speed transmission, juxtaposing two planes creates additional capacitance. TI recommends routing the signals on microstrip transmission lines if possible. The PCB traces allow designers to specify the necessary tolerances for Z_O based on the overall noise budget and reflection allowances. Footnotes 1⁽¹⁾, 2⁽²⁾, and 3⁽³⁾ provide formulas for Z_O and t_{PD} for differential and single-ended traces. (1) (2) (3)




図 13. Stripline Topology

11.1.2 Dielectric Type and Board Construction

The speeds at which signals travel across the board dictates the choice of dielectric. FR-4, or equivalent, usually provides adequate performance for use with multipoint LVDS signals. If rise or fall times of TTL/CMOS signals are less than 500 ps, empirical results indicate that a material with a dielectric constant near 3.4, such as Rogers[™] 4350 or Nelco N4000-13 is better suited. Once the designer chooses the dielectric, there are several parameters pertaining to the board construction that can affect performance. The following set of guidelines were developed experimentally through several designs involving multipoint LVDS devices:

- Copper weight: 15 g or 1/2 oz start, plated to 30 g or 1 oz
- (1) Howard Johnson & Martin Graham.1993. High Speed Digital Design A Handbook of Black Magic. Prentice Hall PRT. ISBN number 013395724
- (2) Mark I. Montrose. 1996. Printed Circuit Board Design Techniques for EMC Compliance. IEEE Press. ISBN number 0780311310.
- (3) Clyde F. Coombs, Jr. Ed, Printed Circuits Handbook, McGraw Hill, ISBN number 0070127549.



Layout Guidelines (continued)

- All exposed circuitry should be solder-plated (60/40) to 7.62 μm or 0.0003 in (minimum).
- Copper plating should be 25.4 μm or 0.001 in (minimum) in plated-through-holes.
- Solder mask over bare copper with solder hot-air leveling

11.1.3 Recommended Stack Layout

Following the choice of dielectrics and design specifications, you must decide how many levels to use in the stack. To reduce the TTL/CMOS to multipoint LVDS crosstalk, it is a good practice to have at least two separate signal planes as shown in 🗵 14.




図 14. Four-Layer PCB Board



The separation between layers 2 and 3 should be 127 μ m (0.005 in). By keeping the power and ground planes tightly coupled, the increased capacitance acts as a bypass for transients.

One of the most common stack configurations is the six-layer board, as shown in 215.




図 15. Six-Layer PCB Board

In this particular configuration, it is possible to isolate each signal layer from the power plane by at least one ground plane. The result is improved signal integrity; however, fabrication is more expensive. Using the 6-layer board is preferable, because it offers the layout designer more flexibility in varying the distance between signal layers and referenced planes, in addition to ensuring reference to a ground plane for signal layers 1 and 6.

11.1.4 Separation Between Traces

The separation between traces depends on several factors; however, the amount of coupling that can be tolerated usually dictates the actual separation. Low noise coupling requires close coupling between the differential pair of an multipoint LVDS link to benefit from the electromagnetic field cancellation. In addition, differential pairs should have the same electrical length to ensure that they are balanced, thus minimizing problems with skew and signal reflection.

If there are two adjacent single-ended traces, one should use the 3-W rule, which stipulates that the distance between two traces must be greater than two times the width of a single trace, or three times its width measured from trace center to trace center. This increased separation effectively reduces the potential for crosstalk. The same rule should be applied to the separation between adjacent multipoint LVDS differential pairs, whether the traces are edge-coupled or broad-side-coupled.

Layout Guidelines (continued)




図 16. 3-W Rule for Single-Ended and Differential Traces (Top View)

You should exercise caution when using autorouters, because they do not always account for all factors affecting crosstalk and signal reflection. For instance, it is best to avoid sharp 90° turns to prevent discontinuities in the signal path. Using successive 45° turns tends to minimize reflections.

11.1.5 Crosstalk and Ground Bounce Minimization

To reduce crosstalk, it is important to provide a return path to high-frequency currents that is as close as possible to its originating trace. A ground plane usually achieves this. Because the returning currents always choose the path of lowest inductance, they are most likely to return directly under the original trace, thus minimizing crosstalk. Lowering the area of the current loop lowers the potential for crosstalk. Traces kept as short as possible with an uninterrupted ground plane running beneath them emit the minimum amount of electromagnetic field strength. Discontinuities in the ground plane increase the return path inductance and should be avoided.

11.1.6 Decoupling

Each power or ground lead of a high-speed device should be connected to the PCB through a low inductance path. For best results, one or more vias are used to connect a power or ground pin to the nearby plane. Ideally, via placement is immediately adjacent to the pin to avoid adding trace inductance. Placing a power plane closer to the top of the board reduces the effective via length and its associated inductance.




図 17. Low Inductance, High-Capacitance Power Connection

Bypass capacitors should be placed close to V_{DD} pins. They can be placed conveniently near the corners or underneath the package to minimize the loop area. This extends the useful frequency range of the added capacitance. Small-physical-size capacitors, such as 0402, 0201, or X7R surface-mount capacitors should be used to minimize body inductance of capacitors. Each bypass capacitor is connected to the power and ground plane through vias tangent to the pads of the capacitor as shown in 2 18(a).



Layout Guidelines (continued)

An X7R surface-mount capacitor of size 0402 has about 0.5 nH of body inductance. At frequencies above 30 MHz or so, X7R capacitors behave as low-impedance inductors. To extend the operating frequency range to a few hundred MHz, an array of different capacitor values like 100 pF, 1 nF, 0.03 μF, and 0.1 μF are commonly used in parallel. The most effective bypass capacitor can be built using sandwiched layers of power and ground at a separation of 2 to 3 mils. With a 2-mil FR4 dielectric, there is approximately 500 pF per square inch of PCB. Many high-speed devices provide a low-inductance GND connection on the backside of the package. This center pad must be connected to a ground plane through an array of vias. The via array reduces the effective inductance to ground and enhances the thermal performance of the small Surface Mount Technology (SMT) package. Placing vias around the perimeter of the pad connection ensures proper heat spreading and the lowest possible die temperature. Placing high-performance devices on opposing sides of the PCB using two GND planes creates multiple paths for heat transfer. Often thermal PCB issues are the result of one device adding heat to another, resulting in a very high local temperature. Multiple paths for heat transfer minimize this possibility. In many cases the GND pad makes the optimal decoupling layout impossible to achieve due to insufficient pad-to-pad spacing as shown in 2 18(b). When this occurs, placing the decoupling capacitor on the backside of the board keeps the extra inductance to a minimum. It is important to place the V_{DD} via as close to the device pin as possible while still allowing for sufficient solder mask coverage. If the via is left open, solder may flow from the pad and into the via barrel. This results in a poor solder connection.



☑ 18. Typical Decoupling Capacitor Layouts

11.2 Layout Example

At least two or three times the width of an individual trace should separate single-ended traces and differential pairs to minimize the potential for crosstalk. Single-ended traces that run in parallel for less than the wavelength of the rise or fall times usually have negligible crosstalk. Increase the spacing between signal paths for long parallel runs to reduce crosstalk. Boards with limited real estate can benefit from the staggered trace layout, as shown in 219.




図 19. Staggered Trace Layout



Layout Example (continued)

This configuration lays out alternating signal traces on different layers; thus, the horizontal separation between traces can be less than 2 or 3 times the width of individual traces. To ensure continuity in the ground signal path, TI recommends having an adjacent ground via for every signal via, as shown in № 20. Note that vias create additional capacitance. For example, a typical via has a lumped capacitance effect of 1/2 pF to 1 pF in FR4.




図 20. Ground Via Location (Side View)

Short and low-impedance connection of the device ground pins to the PCB ground plane reduces ground bounce. Holes and cutouts in the ground planes can adversely affect current return paths if they create discontinuities that increase returning current loop areas.

To minimize EMI problems, TI recommends avoiding discontinuities below a trace (for example, holes, slits, and so on) and keeping traces as short as possible. Zoning the board wisely by placing all similar functions in the same area, as opposed to mixing them together, helps reduce susceptibility issues.



12 デバイスおよびドキュメントのサポート

12.1 ドキュメントのサポート

12.1.1 関連資料

以下のアプリケーション・ノートに、一般的なガイドラインとヒントが記載されています。

関連資料については、以下を参照してください。

- AN-808 (SNLA028)
- AN-977 (SNLA166)
- AN-971 (SNLA165)
- AN-903 (SNLA034

12.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

12.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™オンライン・コミュニティ *TIのE2E(Engineer-to-Engineer)コミュニティ。*エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイディアを検討して、問題解決に役立てることができます。

設計サポート *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

12.4 商標

E2E is a trademark of Texas Instruments.

Rogers is a trademark of Rogers Corporation.

All other trademarks are the property of their respective owners.

12.5 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

www.ti.com 1-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Ball material Peak reflow		(6)
						(4)	(5)		
DS92LV040ATLQA/NO.A	Active	Production	WQFN (NJN) 44	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 85	LV040A
DS92LV040ATLQA/NOPB	Active	Production	WQFN (NJN) 44	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 85	LV040A
DS92LV040ATLQAX/NO.A	Active	Production	WQFN (NJN) 44	2500 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 85	LV040A
DS92LV040ATLQAX/NO.B	Active	Production	WQFN (NJN) 44	2500 LARGE T&R	-	Call TI	Call TI	-40 to 85	
DS92LV040ATLQAX/NOPB	Active	Production	WQFN (NJN) 44	2500 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 85	LV040A

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Aug-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS92LV040ATLQA/NOPB	WQFN	NJN	44	250	178.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1
DS92LV040ATLQAX/ NOPB	WQFN	NJN	44	2500	330.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1

www.ti.com 1-Aug-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS92LV040ATLQA/NOPB	WQFN	NJN	44	250	208.0	191.0	35.0
DS92LV040ATLQAX/ NOPB	WQFN	NJN	44	2500	356.0	356.0	36.0





重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日: 2025 年 10 月