



LFx98x モノリシック・サンプル・アンド・ホールド回路

1 特長

- $\pm 5V \sim \pm 18V$ 電源で動作
- アクイジション時間 $10\mu s$ 未満
- 論理入力が TTL、PMOS、CMOS 互換
- $C_h = 0.01\mu F$ において標準ホールド・ステップ $0.5mV$
- 低入力オフセット
- 0.002% のゲイン精度
- ホールド・モードでの低い出力ノイズ
- ホールド・モード中に入力特性の変化なし
- サンプルまたはホールドでの高い電源除去率
- 広帯域幅
- 航空宇宙用認定、JM38510

2 アプリケーション

- リセット・レベル可変のランプ・ジェネレータ
- リセット・レベルをプログラム可能なインテグレータ
- 同期相関器
- 2チャンネルのスイッチ
- DCおよびACのゼロ設定
- 階段波ジェネレータ

3 概要

LFx98x デバイスは、BI-FET テクノロジを使用したモノリシック・サンプル・アンド・ホールド回路であり、非常に高い DC 精度、信号の高速なアクイジション、低いドループ率を実現しています。ユニティ・ゲインのフォロウとして動作し、DC ゲイン精度は標準 0.002% 、アクイジション時間は 0.01% までわずか $6\mu s$ です。バイポーラ入力段を使用して、低いオフセット電圧と広い帯域幅を実現します。入力オフセットの調整は単一のピンで行われ、入力オフセットのドリフト係数は劣化しません。LFx98x は帯域幅が広いいため、 $1MHz$ のオペアンプの帰還ループに含めることができ、安定性の問題も発生しません。入力インピーダンスが $10^{10}\Omega$ であるため、ソースのインピーダンスが高くても精度が低下しません。


Pチャネル接合 FET を出力アンプのバイポーラ・デバイスと組み合わせることで、 $1\mu F$ のホールド・コンデンサにより最低 $5mV/\text{分}$ のドループ率が得られます。JFET のノイズは、従来の設計に使用される MOS デバイスよりもはるかに低く、高温でも不安定になりません。全体の設計から、電源電圧に等しい入力信号についても、ホールド・モードで入力から出力へのフィードスルーが発生しないことが保証されます。

製品情報⁽¹⁾


型番	パッケージ	本体サイズ (公称)
LF298, LF398-N	SOIC (14)	8.65mm × 3.91mm
LFx98x	TO-99 (8)	9.08mm × 9.08mm
LF398-N	PDIP (8)	9.81mm × 6.35mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

代表的な接続



アクイジション時間



目次

1	特長	1	9	Detailed Description	15
2	アプリケーション	1	9.1	Overview	15
3	概要	1	9.2	Functional Block Diagram	15
4	改訂履歴	2	9.3	Feature Description	15
5	概要 (続き)	3	9.4	Device Functional Modes	15
6	Pin Configuration and Functions	4	10	Application and Implementation	16
7	Specifications	5	10.1	Application Information	16
7.1	Absolute Maximum Ratings	5	10.2	Typical Applications	18
7.2	Recommended Operating Conditions	5	11	Power Supply Recommendations	27
7.3	Thermal Information	5	12	Layout	28
7.4	Electrical Characteristics, LF198-N and LF298	6	12.1	Layout Guidelines	28
7.5	Electrical Characteristics, LF198A-N	7	12.2	Layout Example	28
7.6	Electrical Characteristics, LF398-N	8	13	デバイスおよびドキュメントのサポート	29
7.7	Electrical Characteristics, LF398A-N (OBSOLETE) ..	9	13.1	デバイス・サポート	29
7.8	Typical Characteristics	10	13.2	関連リンク	29
8	Parameter Measurement Information	13	13.3	コミュニティ・リソース	29
8.1	TTL and CMOS 3 V ≤ V _{LOGIC} (Hi State) ≤ 7 V	13	13.4	商標	29
8.2	CMOS 7 V ≤ V _{LOGIC} (Hi State) ≤ 15 V	13	13.5	静電気放電に関する注意事項	29
8.3	Operational Amplifier Drive	14	13.6	Glossary	29
			14	メカニカル、パッケージ、および注文情報	30

4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Revision B (October 2015) から Revision C に変更	Page
• 「製品情報」表と「ピンの機能」表を更新	3
• Separated <i>Electrical Characteristics</i> into four tables: LF198-N and LF298; LF198A-N; LF398-N; and LF398A-N (OBSOLETE)	6


Revision A (July 2000) から Revision B に変更	Page
• 「ESD 定格」表、「熱に関する情報」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクション	1

5 概要（続き）

LFx98xの論理入力完全差動で入力電流が小さいため、TTL、PMOS、CMOSへ直接接続できます。差動スレッショルドは1.4Vです。LFx98xは $\pm 5V \sim \pm 18V$ の電源で動作します。

より厳格な電氣的仕様を持つAバージョンも利用できます。

6 Pin Configuration and Functions



A military RETS electrical test specification is available on request. The LF198-N may also be procured to Standard Military Drawing #5962-8760801GA or to MIL-STD-38510 part ID JM38510/12501SGA.

Pin Functions

NAME	PIN			TYPE ⁽¹⁾	DESCRIPTION
	LF298, LF398-N SOIC-14	LFx98x TO-99	LF398-N PDIP-8		
V^+	12	1	1	P	Positive supply
OFFSET ADJUST	14	2	2	A	DC offset compensation pin
INPUT	1	3	3	A	Analog Input
V^-	3	4	4	P	Negative supply
OUTPUT	7	5	5	O	Output
C_h	8	6	6	A	Hold capacitor
LOGIC REFERENCE	10	7	7	I	Reference for LOGIC input
LOGIC	11	8	8	I	Logic input for Sample and Hold modes
NC	2, 4, 5, 6, 9, 13	—	—	NA	No connect

(1) P = Power, G = Ground, I = Input, O = Output, A = Analog

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

		MIN	MAX	UNIT
Supply voltage			±18	V
Power dissipation	(Package limitation, see ⁽³⁾)		500	mW
Operating ambient temperature	LF198-N, LF198A-N	–55	125	°C
	LF298	–25	85	°C
	LF398-N, LF398A-N	0	70	°C
Input voltage			±18	V
Logic-to-logic reference differential voltage (see ⁽⁴⁾)		7	–30	V
Output short circuit duration		Indefinite		
Hold capacitor short circuit duration			10	sec
Lead temperature	H package (soldering, 10 sec.)		260	°C
	N package (soldering, 10 sec.)		260	°C
	M package: vapor phase (60 sec.)		215	°C
	Infrared (15 sec.)		220	°C
Storage temperature, T _{stg}		–65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/ Distributors for availability and specifications.
- (3) The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX}, R_{θJA}, and the ambient temperature, T_A. The maximum allowable power dissipation at any temperature is P_D = (T_{JMAX} – T_A) / R_{θJA}, or the number given in the Absolute Maximum Ratings, whichever is lower. The maximum junction temperature, T_{JMAX}, for the LF198-N and LF198A-N is 150°C; for the LF298, 115°C; and for the LF398-N and LF398A-N, 100°C.
- (4) Although the differential voltage may not exceed the limits given, the common-mode voltage on the logic pins may be equal to the supply voltages without causing damage to the circuit. For proper logic operation, however, one of the logic pins must always be at least 2 V below the positive supply and 3 V above the negative supply.

7.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Supply voltage			±15		V
T _J Ambient temperature	LF198-N, LF198A-N	–55		125	°C
	LF298	–25		85	
	LF398-N, LF398A-N	0		70	

7.3 Thermal Information

THERMAL METRIC ⁽¹⁾		LF398-N	LF298, LF398-N	LFx98x	UNIT
		P (PDIP)	D (SOIC)	LMC (TO-99)	
		8 PINS	14 PINS	8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	48.9	80.6	85 ⁽²⁾	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	37.3	38.1	20	°C/W
R _{θJB}	Junction-to-board thermal resistance	26.2	35.4	—	°C/W
ψ _{JT}	Junction-to-top characterization parameter	14.3	5.8	—	°C/W
ψ _{JB}	Junction-to-board characterization parameter	26.0	35.1	—	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).
- (2) Board mount in 400 LF/min air flow.

7.4 Electrical Characteristics, LF198-N and LF298

The following specifications apply for $-V_S + 3.5\text{ V} \leq V_{IN} \leq +V_S - 3.5\text{ V}$, $+V_S = +15\text{ V}$, $-V_S = -15\text{ V}$, $T_A = T_J = 25^\circ\text{C}$, $C_h = 0.01\text{ }\mu\text{F}$, $R_L = 10\text{ k}\Omega$, LOGIC REFERENCE = 0 V, LOGIC HIGH = 2.5 V, LOGIC LOW = 0 V unless otherwise specified.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input offset voltage ⁽¹⁾	$T_J = 25^\circ\text{C}$		1	3	mV
	Full temperature range			5	mV
Input bias current ⁽¹⁾	$T_J = 25^\circ\text{C}$		5	25	nA
	Full temperature range			75	nA
Input impedance	$T_J = 25^\circ\text{C}$		10		G Ω
Gain error	$T_J = 25^\circ\text{C}$, $R_L = 10\text{ k}$		0.002%	0.005%	
	Full temperature range			0.02%	
Feedthrough attenuation ratio at 1 kHz	$T_J = 25^\circ\text{C}$, $C_h = 0.01\text{ }\mu\text{F}$	86	96		dB
Output impedance	$T_J = 25^\circ\text{C}$, "HOLD" mode		0.5	2	Ω
	Full temperature range			4	Ω
HOLD step ⁽²⁾	$T_J = 25^\circ\text{C}$, $C_h = 0.01\text{ }\mu\text{F}$, $V_{OUT} = 0$		0.5	2	mV
Supply current ⁽¹⁾	$T_J \geq 25^\circ\text{C}$		4.5	5.5	mA
Logic and logic reference input current	$T_J = 25^\circ\text{C}$		2	10	μA
Leakage current into hold capacitor ⁽¹⁾	$T_J = 25^\circ\text{C}$, hold mode ⁽³⁾		30	100	pA
Acquisition time to 0.1%	$\Delta V_{OUT} = 10\text{ V}$, $C_h = 1000\text{ pF}$		4		μs
	$C_h = 0.01\text{ }\mu\text{F}$		20		μs
Hold capacitor charging current	$V_{IN} - V_{OUT} = 2\text{ V}$		5		mA
Supply voltage rejection ratio	$V_{OUT} = 0$	80	110		dB
Differential logic threshold	$T_J = 25^\circ\text{C}$	0.8	1.4	2.4	V

(1) These parameters ensured over a supply voltage range of ± 5 to $\pm 18\text{ V}$, and an input range of $-V_S + 3.5\text{ V} \leq V_{IN} \leq +V_S - 3.5\text{ V}$.

(2) Hold step is sensitive to stray capacitive coupling between input logic signals and the hold capacitor. 1 pF, for instance, will create an additional 0.5-mV step with a 5-V logic swing and a 0.01- μF hold capacitor. Magnitude of the hold step is inversely proportional to hold capacitor value.

(3) Leakage current is measured at a junction temperature of 25°C . The effects of junction temperature rise due to power dissipation or elevated ambient can be calculated by doubling the 25°C value for each 11°C increase in chip temperature. Leakage is guaranteed over full input signal range.

7.5 Electrical Characteristics, LF198A-N

The following specifications apply for $-V_S + 3.5\text{ V} \leq V_{IN} \leq +V_S - 3.5\text{ V}$, $+V_S = +15\text{ V}$, $-V_S = -15\text{ V}$, $T_A = T_J = 25^\circ\text{C}$, $C_h = 0.01\text{ }\mu\text{F}$, $R_L = 10\text{ k}\Omega$, LOGIC REFERENCE = 0 V, LOGIC HIGH = 2.5 V, LOGIC LOW = 0 V unless otherwise specified.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input offset voltage ⁽¹⁾	$T_J = 25^\circ\text{C}$		1	1	mV
	Full temperature range			2	mV
Input bias current ⁽¹⁾	$T_J = 25^\circ\text{C}$		5	25	nA
	Full temperature range			75	nA
Input impedance	$T_J = 25^\circ\text{C}$		10		G Ω
Gain error	$T_J = 25^\circ\text{C}$, $R_L = 10\text{ k}$		0.002%	0.005%	
	Full temperature range			0.01%	
Feedthrough attenuation ratio at 1 kHz	$T_J = 25^\circ\text{C}$, $C_h = 0.01\text{ }\mu\text{F}$	86	96		dB
Output impedance	$T_J = 25^\circ\text{C}$, "HOLD" mode		0.5	1	Ω
	Full temperature range			4	Ω
HOLD step ⁽²⁾	$T_J = 25^\circ\text{C}$, $C_h = 0.01\text{ }\mu\text{F}$, $V_{OUT} = 0$		0.5	1	mV
Supply current ⁽¹⁾	$T_J \geq 25^\circ\text{C}$		4.5	5.5	mA
Logic and logic reference input current	$T_J = 25^\circ\text{C}$		2	10	μA
Leakage current into hold capacitor ⁽¹⁾	$T_J = 25^\circ\text{C}$, hold mode ⁽³⁾		30	100	pA
Acquisition time to 0.1%	$\Delta V_{OUT} = 10\text{ V}$, $C_h = 1000\text{ pF}$		4	6	μs
	$C_h = 0.01\text{ }\mu\text{F}$		20	25	μs
Hold capacitor charging current	$V_{IN} - V_{OUT} = 2\text{ V}$		5		mA
Supply voltage rejection ratio	$V_{OUT} = 0$	90	110		dB
Differential logic threshold	$T_J = 25^\circ\text{C}$	0.8	1.4	2.4	V

(1) These parameters ensured over a supply voltage range of ± 5 to $\pm 18\text{ V}$, and an input range of $-V_S + 3.5\text{ V} \leq V_{IN} \leq +V_S - 3.5\text{ V}$.

(2) Hold step is sensitive to stray capacitive coupling between input logic signals and the hold capacitor. 1 pF, for instance, will create an additional 0.5-mV step with a 5-V logic swing and a 0.01- μF hold capacitor. Magnitude of the hold step is inversely proportional to hold capacitor value.

(3) Leakage current is measured at a junction temperature of 25°C . The effects of junction temperature rise due to power dissipation or elevated ambient can be calculated by doubling the 25°C value for each 11°C increase in chip temperature. Leakage is guaranteed over full input signal range.

7.6 Electrical Characteristics, LF398-N

The following specifications apply for $-V_S + 3.5\text{ V} \leq V_{IN} \leq +V_S - 3.5\text{ V}$, $+V_S = +15\text{ V}$, $-V_S = -15\text{ V}$, $T_A = T_J = 25^\circ\text{C}$, $C_h = 0.01\text{ }\mu\text{F}$, $R_L = 10\text{ k}\Omega$, LOGIC REFERENCE = 0 V, LOGIC HIGH = 2.5 V, LOGIC LOW = 0 V unless otherwise specified.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input offset voltage ⁽¹⁾	$T_J = 25^\circ\text{C}$		2	7	mV
	Full temperature range			10	mV
Input bias current ⁽¹⁾	$T_J = 25^\circ\text{C}$		10	50	nA
	Full temperature range			100	nA
Input impedance	$T_J = 25^\circ\text{C}$		10		G Ω
Gain error	$T_J = 25^\circ\text{C}$, $R_L = 10\text{ k}$		0.004%	0.01%	
	Full temperature range			0.02%	
Feedthrough attenuation ratio at 1 kHz	$T_J = 25^\circ\text{C}$, $C_h = 0.01\text{ }\mu\text{F}$	80	90		dB
Output impedance	$T_J = 25^\circ\text{C}$, "HOLD" mode		0.5	4	Ω
	Full temperature range			6	Ω
HOLD step ⁽²⁾	$T_J = 25^\circ\text{C}$, $C_h = 0.01\text{ }\mu\text{F}$, $V_{OUT} = 0$		1	2.5	mV
Supply current ⁽¹⁾	$T_J \geq 25^\circ\text{C}$		4.5	6.5	mA
Logic and logic reference input current	$T_J = 25^\circ\text{C}$		2	10	μA
Leakage current into hold capacitor ⁽¹⁾	$T_J = 25^\circ\text{C}$, hold mode ⁽³⁾		30	200	pA
Acquisition time to 0.1%	$\Delta V_{OUT} = 10\text{ V}$, $C_h = 1000\text{ pF}$		4		μs
	$C_h = 0.01\text{ }\mu\text{F}$		20		μs
Hold capacitor charging current	$V_{IN} - V_{OUT} = 2\text{ V}$		5		mA
Supply voltage rejection ratio	$V_{OUT} = 0$	80	110		dB
Differential logic threshold	$T_J = 25^\circ\text{C}$	0.8	1.4	2.4	V

(1) These parameters ensured over a supply voltage range of ± 5 to $\pm 18\text{ V}$, and an input range of $-V_S + 3.5\text{ V} \leq V_{IN} \leq +V_S - 3.5\text{ V}$.

(2) Hold step is sensitive to stray capacitive coupling between input logic signals and the hold capacitor. 1 pF, for instance, will create an additional 0.5-mV step with a 5-V logic swing and a 0.01- μF hold capacitor. Magnitude of the hold step is inversely proportional to hold capacitor value.

(3) Leakage current is measured at a junction temperature of 25°C . The effects of junction temperature rise due to power dissipation or elevated ambient can be calculated by doubling the 25°C value for each 11°C increase in chip temperature. Leakage is guaranteed over full input signal range.

7.7 Electrical Characteristics, LF398A-N (OBSOLETE)

The following specifications apply for $-V_S + 3.5\text{ V} \leq V_{IN} \leq +V_S - 3.5\text{ V}$, $+V_S = +15\text{ V}$, $-V_S = -15\text{ V}$, $T_A = T_J = 25^\circ\text{C}$, $C_h = 0.01\text{ }\mu\text{F}$, $R_L = 10\text{ k}\Omega$, LOGIC REFERENCE = 0 V, LOGIC HIGH = 2.5 V, LOGIC LOW = 0 V unless otherwise specified.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input offset voltage ⁽¹⁾	$T_J = 25^\circ\text{C}$		2	2	mV
	Full temperature range			3	mV
Input bias current ⁽¹⁾	$T_J = 25^\circ\text{C}$		10	25	nA
	Full temperature range			50	nA
Input impedance	$T_J = 25^\circ\text{C}$		10		$\text{G}\Omega$
Gain error	$T_J = 25^\circ\text{C}$, $R_L = 10\text{ k}$		0.004%	0.005%	
	Full temperature range			0.01%	
Feedthrough attenuation ratio at 1 kHz	$T_J = 25^\circ\text{C}$, $C_h = 0.01\text{ }\mu\text{F}$	86	90		dB
Output impedance	$T_J = 25^\circ\text{C}$, "HOLD" mode		0.5	1	Ω
	Full temperature range			6	Ω
HOLD step ⁽²⁾	$T_J = 25^\circ\text{C}$, $C_h = 0.01\text{ }\mu\text{F}$, $V_{OUT} = 0$		1	1	mV
Supply current ⁽¹⁾	$T_J \geq 25^\circ\text{C}$		4.5	6.5	mA
Logic and logic reference input current	$T_J = 25^\circ\text{C}$		2	10	μA
Leakage current into hold capacitor ⁽¹⁾	$T_J = 25^\circ\text{C}$, hold mode ⁽³⁾		30	100	pA
Acquisition time to 0.1%	$\Delta V_{OUT} = 10\text{ V}$, $C_h = 1000\text{ pF}$		4	6	μs
	$C_h = 0.01\text{ }\mu\text{F}$		20	25	μs
Hold capacitor charging current	$V_{IN} - V_{OUT} = 2\text{ V}$		5		mA
Supply voltage rejection ratio	$V_{OUT} = 0$	90	110		dB
Differential logic threshold	$T_J = 25^\circ\text{C}$	0.8	1.4	2.4	V

(1) These parameters ensured over a supply voltage range of ± 5 to $\pm 18\text{ V}$, and an input range of $-V_S + 3.5\text{ V} \leq V_{IN} \leq +V_S - 3.5\text{ V}$.

(2) Hold step is sensitive to stray capacitive coupling between input logic signals and the hold capacitor. 1 pF, for instance, will create an additional 0.5-mV step with a 5-V logic swing and a 0.01- μF hold capacitor. Magnitude of the hold step is inversely proportional to hold capacitor value.

(3) Leakage current is measured at a junction temperature of 25°C . The effects of junction temperature rise due to power dissipation or elevated ambient can be calculated by doubling the 25°C value for each 11°C increase in chip temperature. Leakage is guaranteed over full input signal range.

7.8 Typical Characteristics




Figure 1. Aperture Time




Figure 2. Dielectric Absorption Error in Hold Capacitor




Figure 3. Dynamic Sampling Error




Figure 4. Output Droop Rate




Figure 5. Hold Step




Figure 6. Hold Settling Time

Typical Characteristics (continued)




Figure 7. Leakage Current into Hold Capacitor




Figure 8. Phase and Gain (Input to Output, Small Signal)




Figure 9. Gain Error




Figure 10. Power Supply Rejection




Figure 11. Output Short Circuit Current




Figure 12. Output Noise

Typical Characteristics (continued)




Figure 13. Input Bias Current




Figure 14. Feedthrough Rejection Ratio (Hold Mode)




Figure 15. Hold Step vs Input Voltage




Figure 16. Output Transient at Start of Sample Mode





Figure 17. Output Transient at Start of Hold Mode


8 Parameter Measurement Information

8.1 TTL and CMOS $3\text{ V} \leq V_{\text{LOGIC}} (\text{Hi State}) \leq 7\text{ V}$



Threshold = 1.4 V

Figure 18. Sample When Logic High With TTL and CMOS Biasing




Threshold = 1.4 V

Select for 2.8 V at pin 8

Figure 19. Sample When Logic Low With TTL and CMOS Biasing


8.2 CMOS $7\text{ V} \leq V_{\text{LOGIC}} (\text{Hi State}) \leq 15\text{ V}$



Threshold = $0.6 (V^+) + 1.4\text{ V}$

Figure 20. Sample When Logic High With CMOS Biasing


CMOS $7\text{ V} \leq V_{\text{LOGIC}} (\text{Hi State}) \leq 15\text{ V}$ (continued)



Threshold = $0.6 (V^+) - 1.4\text{V}$


Figure 21. Sample When Logic Low With CMOS Biasing

8.3 Operational Amplifier Drive



Threshold $\approx +4\text{ V}$

Figure 22. Sample When Logic High With Operational Amplifier Biasing



Threshold = -4 V


Figure 23. Sample When Logic Low With Operational Amplifier Biasing

9 Detailed Description

9.1 Overview

The LFX98x devices are monolithic sample-and-hold circuits that utilize BI-FET technology to obtain ultrahigh DC accuracy with fast acquisition of signal and low droop rate. Operating as a unity-gain follower, DC gain accuracy is 0.002% typical and acquisition time is as low as 6 μ s to 0.01%. A bipolar input stage is used to achieve low offset voltage and wide bandwidth. Input offset adjust is accomplished with a single pin, and does not degrade input offset drift. The wide bandwidth allows the LF198-N to be included inside the feedback loop of 1-MHz operational amplifier without having stability problems. Input impedance of $10^{10} \Omega$ allows high-source impedances to be used without degrading accuracy.

9.2 Functional Block Diagram



9.3 Feature Description

The LFX98x OUTPUT tracks the INPUT signal by charging and discharging the hold capacitor. The OUTPUT can be held at any given time by pulling the LOGIC input low relative to the LOGIC REFERENCE voltage and resume sampling when LOGIC returns high. Additionally, the OFFSET pin can be used to zero the offset voltage present at the INPUT.

9.4 Device Functional Modes

The LFX98x devices have a *sample* mode and *hold* mode controlled by the LOGIC voltage relative to the LOGIC REFERENCE voltage. The device is in *sample* mode when the LOGIC input is pulled high relative to the LOGIC REFERENCE voltage and in *hold* mode when the LOGIC input is pulled low relative to the LOGIC REFERENCE. In *sample* mode, the output is tracking the input signal by charging and discharging the hold capacitor. Smaller values of hold capacitance will allow the output to track faster signals. In *hold* mode the input signal is disconnected from the signal path and the output retains the value on the hold capacitor. Larger values of capacitance will have a smaller droop rate as shown in [Figure 4](#).

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

10.1.1 Hold Capacitor

Hold step, acquisition time, and droop rate are the major trade-offs in the selection of a hold capacitor value. Size and cost may also become important for larger values. Use of the curves included with this data sheet should be helpful in selecting a reasonable value of capacitance. Keep in mind that for fast repetition rates or tracking fast signals, the capacitor drive currents may cause a significant temperature rise in the LF198-N.

A significant source of error in an accurate sample and hold circuit is dielectric absorption in the hold capacitor. A mylar cap, for instance, may *sag back* up to 0.2% after a quick change in voltage. A long sample time is required before the circuit can be put back into the hold mode with this type of capacitor. Dielectrics with very low hysteresis are polystyrene, polypropylene, and Teflon. Other types such as mica and polycarbonate are not nearly as good. The advantage of polypropylene over polystyrene is that it extends the maximum ambient temperature from 85°C to 100°C. Most ceramic capacitors are unusable with > 1% hysteresis. Ceramic NPO or COG capacitors are now available for 125°C operation and also have low dielectric absorption. For more exact data, see [Figure 2](#). The hysteresis numbers on the curve are final values, taken after full relaxation. The hysteresis error can be significantly reduced if the output of the LF198-N is digitized quickly after the hold mode is initiated. The hysteresis relaxation time constant in polypropylene, for instance, is 10 to 50 ms. If A-to-D conversion can be made within 1 ms, hysteresis error will be reduced by a factor of ten.

10.1.2 DC and AC Zeroing

DC zeroing is accomplished by connecting the offset adjust pin to the wiper of a 1-k Ω potentiometer, which has one end tied to V+ and the other end tied through a resistor to ground. The resistor should be selected to give approximately 0.6 mA through the 1-k Ω potentiometer.

AC zeroing (hold step zeroing) can be obtained by adding an inverter with the adjustment pot tied input to output. A 10-pF capacitor from the wiper to the hold capacitor will give ± 4 -mV hold step adjustment with a 0.01- μ F hold capacitor and 5-V logic supply. For larger logic swings, a smaller capacitor (< 10 pF) may be used.

10.1.3 Logic Rise Time

For proper operation, logic signals into the LF198-N must have a minimum dV/dt of 1.0 V/ μ s. Slower signals will cause excessive hold step. If a R/C network is used in front of the logic input for signal delay, calculate the slope of the waveform at the threshold point to ensure that it is at least 1.0 V/ μ s.

10.1.4 Sampling Dynamic Signals

Sample error to moving input signals probably causes more confusion among sample-and-hold users than any other parameter. The primary reason for this is that many users make the assumption that the sample and hold amplifier is truly locked on to the input signal while in the sample mode. In actuality, there are finite phase delays through the circuit creating an input-output differential for fast moving signals. In addition, although the output may have settled, the hold capacitor has an additional lag due to the 300- Ω series resistor on the chip. This means that at the moment the *hold* command arrives, the hold capacitor voltage may be somewhat different than the actual analog input. The effect of these delays is opposite to the effect created by delays in the logic which switches the circuit from sample to hold. For example, consider an analog input of 20 Vp-p at 10 kHz. Maximum dV/dt is 0.6 V/ μ s. With no analog phase delay and 100-ns logic delay, one could expect up to (0.1 μ s) (0.6V/ μ s) = 60 mV error if the hold signal arrived near maximum dV/dt of the input. A positive-going input would give a

Application Information (continued)


60-mV error. Now assume a 1-MHz (3-dB) bandwidth for the overall analog loop. This generates a phase delay of 160 ns. If the hold capacitor sees this exact delay, then error due to analog delay will be $(0.16 \mu\text{s}) (0.6 \text{ V}/\mu\text{s}) = -96 \text{ mV}$. Total output error is 60 mV (digital) -96 mV (analog) for a total of -36 mV . To add to the confusion, analog delay is proportioned to hold capacitor value while digital delay remains constant. A family of curves (dynamic sampling error) is included to help estimate errors.

Figure 1 has been included for sampling conditions where the input is steady during the sampling period, but may experience a sudden change nearly coincident with the hold command. This curve is based on a 1-mV error fed into the output.

Figure 6 indicates the time required for the output to settle to 1 mV after the hold command.

10.1.5 Digital Feedthrough

Fast rise time logic signals can cause hold errors by feeding externally into the analog input at the same time the amplifier is put into the hold mode. To minimize this problem, board layout should keep logic lines as far as possible from the analog input and the C_h pin. Grounded guarding traces may also be used around the input line, especially if it is driven from a high impedance source. Reducing high amplitude logic signals to 2.5 V will also help.




Use 10-pin layout. Guard around C_h is tied to output.

Figure 24. Guarding Technique

10.2 Typical Applications

10.2.1 X1000 Sample and Hold

The circuit configuration in [Figure 25](#) shows how to incorporate an amplification factor of 1000 into the sample and hold stage. This may be particularly useful if the input signal has a very low amplitude. [Equation 1](#) provides the appropriate value of capacitance for the COMP 2 pin capacitance of the LM108.



*For lower gains, the LM108 must be frequency compensated

Figure 25. X1000 Sample and Hold

$$\text{Use } \approx \frac{100}{A_V} \text{ pF from comp 2 to ground} \quad (1)$$

10.2.1.1 Design Requirements

Assume an unbuffered analog to digital converter with 1-V_{pp} dynamic range is used in a system which needs to sample an input signal with only 1-mV_{pp} amplitude. Using the LF198-N and LM108 connect the input signal so that the maximum dynamic range is used by the 1-V_{pp} data converter.

10.2.1.2 Detailed Design Procedure

Connect the LFX98x and LM108 as shown in [Figure 25](#). To maximize the dynamic range of 1 V_{pp} a gain factor of 1000x is needed. Set R3 to 1 MΩ and R4 to 1 kΩ to give a noninverting gain of 1001. The calculated value of C1 is 0.1 pF according to [Equation 1](#), which is negligibly small and may be left off of the design.

Typical Applications (continued)

10.2.1.3 Application Curves

The feedthrough rejection ratio of the LF198-N is extremely good and provides good isolation for a wide variety of hold capacitors as Figure 26 shows. Additionally, the output transient settles almost completely after 0.8 μ s and would be ready to sample as shown in Figure 27.




Figure 26. Feedthrough Rejection Ratio (Hold Mode)





Figure 27. Output Transient at Start of Hold Mode

10.2.2 Sample and Difference Circuit

The LFX98x may be used as a sample and difference circuit as shown in Figure 28 where the output follows the input in hold mode.



$$V_{OUT} = V_B + \Delta V_{IN} \text{ (HOLD MODE)}$$

Figure 28. Sample and Difference Circuit

Typical Applications (continued)

10.2.3 Ramp Generator With Variable Reset Level

The circuit configuration shown in [Figure 29](#) generates a ramp signal with variable reset level. The rise or fall time may be computed by [Equation 2](#).




Figure 29. Ramp Generator With Variable Reset Level

$$\frac{\Delta V}{\Delta T} = \frac{1.2V}{(R2)(C_h)} \quad (2)$$

10.2.4 Integrator With Programmable Reset Level

The LFX98x may be used with LM308 to create an integrator circuit with programmable reset level as shown in [Figure 30](#). The integrated output voltage in hold mode is computed with [Equation 3](#).




Figure 30. Integrator With Programmable Reset Level

$$V_{OUT} \text{ (Hold Mode)} = \left[\frac{1}{(R1)(C_h)} \int_0^t V_{IN} dt \right] + [V_R] \quad (3)$$

Typical Applications (continued)

10.2.5 Output Holds at Average of Sampled Input

The LFX98x can be used to identify the average value of the input signal and hold the corresponding voltage on the output. Connect R_h and C_h as shown in [Figure 31](#). The corresponding values may be calculated with [Equation 4](#).




Figure 31. Output Holds at Average of Sampled Input

$$\text{Select } (R_h)(C_h) \gg \frac{1}{2\pi f_{IN}(\text{Min})} \quad (4)$$

10.2.6 Increased Slew Current

The slew current can be increased by connecting opposing diodes from the OUTPUT to the HOLD CAPACITOR pins as shown in [Figure 32](#).





Figure 32. Increased Slew Current

Typical Applications (continued)

10.2.7 Reset Stabilized Amplifier

The LFX98x may be used with LH0042H to create a reset stabilized amplifier with a gain of 1000 as shown in Figure 33.



$$V_{OS} \leq 20 \mu V \text{ (No trim)}$$

$$Z_{IN} \approx 1 M\Omega$$

Figure 33. Reset Stabilized Amplifier

$$\frac{\Delta V_{OS}}{\Delta t} \approx 30 \mu V / \text{sec} \quad (5)$$

$$\frac{\Delta V_{OS}}{\Delta T} \approx 0.1 \mu V / ^\circ C \quad (6)$$

Typical Applications (continued)

10.2.8 Fast Acquisition, Low Droop Sample and Hold

Two LFX98x devices may be used along with LM3905 TIMER to create a fast acquisition, low droop sample and hold circuit as shown in [Figure 34](#).




Figure 34. Fast Acquisition, Low Droop Sample and Hold

Typical Applications (continued)

10.2.9 Synchronous Correlator for Recovering Signals Below Noise Level

The LFx98x may be used with two LM122H TIMER devices to create a synchronous correlator for recovering signals below noise level as shown in [Figure 35](#).




Figure 35. Synchronous Correlator for Recovering Signals Below Noise Level

10.2.10 2-Channel Switch

The HOLD CAPACITOR pin could be alternatively used as a second input to create a 2-channel switch shown [Figure 36](#)




Figure 36. 2-Channel Switch

In the configuration of [Figure 36](#), input signal A and input signal B have the characteristics listed in [Table 1](#).

Typical Applications (continued)

Table 1. 2-Channel Switch Characteristics

	A	B
Gain	$1 \pm 0.02\%$	$1 \pm 0.2\%$
ZIN	$10^{10} \Omega$	47 k Ω
BW	≈ 1 MHz	≈ 400 kHz
Crosstalk @ 1 kHz	-90 dB	-90 dB
Offset	≤ 6 mV	≤ 75 mV

10.2.11 DC and AC Zeroing

The LFLFx98x features an OFFSET ADJUST pin which can be connected to a potentiometer to zero the DC offset. Additionally, an inverter may be connected with an AC-coupled potentiometer to the HOLD CAPACITOR pin to create a DC- and AC-zeroing circuit as shown in [Figure 37](#).





Figure 37. DC and AC Zeroing

10.2.12 Staircase Generator

The LFX98x can be connected as shown in [Figure 38](#) to create a staircase generator.



*Select for step height: 50 k Ω $\rightarrow$ 1-V Step.

Figure 38. Staircase Generator

10.2.13 Differential Hold

Two LFX98x devices may be connected as shown in [Figure 39](#) to create a differential hold circuit.





Figure 39. Differential Hold

10.2.14 Capacitor Hysteresis Compensation

The LFX98x devices may be used for capacitor hysteresis compensation as shown in [Figure 40](#).



*Select for time constant $C1 = \tau/100 \text{ k}\Omega$

**Adjust for amplitude

Figure 40. Capacitor Hysteresis Compensation

11 Power Supply Recommendations

The LFX98x devices are rated for a typical supply voltage of $\pm 15 \text{ V}$. To achieve noise immunity as appropriate to the application, it is important to use good printed-circuit-board layout practices for power supply rails and planes, as well as using bypass capacitors connected between the power supply pins and ground. All bypass capacitors must be rated to handle the supply voltage and be decoupled to ground. TI recommends to decouple each supply with two capacitors; a small value ceramic capacitor (approximately $0.1 \mu\text{F}$) placed close to the supply pin in addition to a large value Tantalum or Ceramic ($\geq 10 \mu\text{F}$). The large capacitor can be shared by more than one device if necessary. The small ceramic capacitor maintains low supply impedance at higher frequencies while the large capacitor will act as the charge bucket for fast load current spikes at the op amp output. The combination of these capacitors will provide supply decoupling and will help maintain stable operation for most loading conditions.

12 Layout

12.1 Layout Guidelines

Take care to minimize the loop area formed by the bypass capacitor connection between supply pins and ground. A ground plane underneath the device is recommended; any bypass components to ground should have a nearby via to the ground plane. The optimum bypass capacitor placement is closest to the corresponding supply pin. Use of thicker traces from the bypass capacitors to the corresponding supply pins will lower the power supply inductance and provide a more stable power supply. The feedback components should be placed as close to the device as possible to minimize stray parasitics.

12.2 Layout Example

Figure 41 shows an example schematic and layout for the LFX98x 8-pin PDIP package.




Figure 41. Schematic Example




Figure 42. Layout Example

13 デバイスおよびドキュメントのサポート

13.1 デバイス・サポート

13.1.1 デバイスの項目表記

- **ホールド・ステップ:** 定常(DC)アナログ入力電圧によりサンプル・モードからホールド・モードへ切り替わる時の、サンプル・アンド・ホールド出力の電圧ステップ。論理スイングは5Vです。
- **アキュイジション時間:** 10Vの出力ステップで新しいアナログ入力電圧を取得するために必要な時間。アキュイジション時間は出力のセトリングに必要な時間だけではなく、ホールド・モードに切り替わったとき出力が正しい値となるよう、すべての内部ノードがセトリングするために必要な時間も含まれます。
- **ゲイン誤差:** サンプル・モードでの、出力電圧スイングと入力電圧スイングの比率で、パーセントの差分で表されます。
- **ホールド・セトリング時間:** ホールド論理コマンド後、出力が最終値の1mV以内にセトリングするため必要な時間。
- **動的サンプリング誤差:** ホールド・コマンドが与えられたとき、アナログ入力の変化により、ホールドされている出力に発生する誤差。与えられたホールド・コンデンサの値と入力スルー・レートに対して、誤差はmVで表されます。この誤差項は、長いサンプリング時間についても発生します。
- **アパーチャ時間:** ホールドされている出力に入力アナログ遷移が影響を及ぼさないよう、ホールド・コマンドと入力アナログ遷移との間に必要な遅延時間。

13.2 関連リンク

次の表に、クイック・アクセス・リンクを示します。カテゴリには、技術資料、サポートおよびコミュニティ・リソース、ツールとソフトウェア、およびサンプル注文またはご購入へのクイック・アクセスが含まれます。

表 2. 関連リンク

製品	プロダクト・フォルダ	サンプルとご購入	技術資料	ツールとソフトウェア	サポートとコミュニティ
LF198-N	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
LF298	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
LF398-N	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
LF198A-N	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
LF398A-N (廃用)	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック

13.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ オンライン・コミュニティ *TIのE2E (Engineer-to-Engineer) コミュニティ*。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

設計サポート *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

13.4 商標

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

13.5 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

13.6 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

14 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
LF198AH/NOPB	Active	Production	TO-99 (LMC) 8	500 OTHER	Yes	Call TI	Level-1-NA-UNLIM	-55 to 125	(LF198AH, LF198AH)
LF198H	Active	Production	TO-99 (LMC) 8	500 OTHER	No	Call TI	Level-1-NA-UNLIM	-55 to 125	(LF198H, LF198H)
LF198H/NOPB	Active	Production	TO-99 (LMC) 8	500 TRAY NON-STD	Yes	Call TI	Level-1-NA-UNLIM	-55 to 125	(LF198H, LF198H)
LF298M/NOPB	Active	Production	SOIC (D) 14	55 TUBE	Yes	SN	Level-1-260C-UNLIM	-25 to 85	LF298M
LF298M/NOPB.B	Active	Production	SOIC (D) 14	55 TUBE	Yes	SN	Level-1-260C-UNLIM	-25 to 85	LF298M
LF298MX/NOPB	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-25 to 85	LF298M
LF298MX/NOPB.B	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-25 to 85	LF298M
LF398AN/NOPB	Active	Production	PDIP (P) 8	40 TUBE	Yes	NIPDAU	Level-1-NA-UNLIM	0 to 70	LF 398AN
LF398AN/NOPB.B	Active	Production	PDIP (P) 8	40 TUBE	Yes	NIPDAU	Level-1-NA-UNLIM	0 to 70	LF 398AN
LF398H	Active	Production	TO-99 (LMC) 8	500 TRAY NON-STD	No	Call TI	Level-1-NA-UNLIM	0 to 70	LF398H
LF398H/NOPB	Active	Production	TO-99 (LMC) 8	500 OTHER	Yes	Call TI	Level-1-NA-UNLIM	0 to 70	(LF398H, LF398H)
LF398M/NOPB	Active	Production	SOIC (D) 14	55 TUBE	Yes	SN	Level-1-260C-UNLIM	0 to 70	LF398M
LF398M/NOPB.B	Active	Production	SOIC (D) 14	55 TUBE	Yes	SN	Level-1-260C-UNLIM	0 to 70	LF398M
LF398MX/NOPB	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	0 to 70	LF398M
LF398MX/NOPB.B	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	0 to 70	LF398M
LF398N/NOPB	Active	Production	PDIP (P) 8	40 TUBE	Yes	NIPDAU	Level-1-NA-UNLIM	0 to 70	LF 398N
LF398N/NOPB.B	Active	Production	PDIP (P) 8	40 TUBE	Yes	NIPDAU	Level-1-NA-UNLIM	0 to 70	LF 398N
LF398N/NOPBG4	Active	Production	PDIP (P) 8	40 TUBE	Yes	NIPDAU	Level-1-NA-UNLIM	0 to 70	LF 398N
LF398N/NOPBG4.B	Active	Production	PDIP (P) 8	40 TUBE	Yes	NIPDAU	Level-1-NA-UNLIM	0 to 70	LF 398N

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LF298MX/NOPB	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1
LF398MX/NOPB	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LF298MX/NOPB	SOIC	D	14	2500	356.0	356.0	35.0
LF398MX/NOPB	SOIC	D	14	2500	367.0	367.0	35.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
LF298M/NOPB	D	SOIC	14	55	495	8	4064	3.05
LF298M/NOPB.B	D	SOIC	14	55	495	8	4064	3.05
LF398AN/NOPB	P	PDIP	8	40	502	14	11938	4.32
LF398AN/NOPB.B	P	PDIP	8	40	502	14	11938	4.32
LF398M/NOPB	D	SOIC	14	55	495	8	4064	3.05
LF398M/NOPB.B	D	SOIC	14	55	495	8	4064	3.05
LF398N/NOPB	P	PDIP	8	40	502	14	11938	4.32
LF398N/NOPB.B	P	PDIP	8	40	502	14	11938	4.32
LF398N/NOPBG4	P	PDIP	8	40	502	14	11938	4.32
LF398N/NOPBG4.B	P	PDIP	8	40	502	14	11938	4.32

LMC0008A

TO-CAN - 5.72 mm max height

TRANSISTOR OUTLINE




1. All linear dimensions are in inches [millimeters]. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Pin numbers shown for reference only. Numbers may not be marked on package.
4. Reference JEDEC registration MO-002/TO-99.

EXAMPLE BOARD LAYOUT

LMC0008A

TO-CAN - 5.72 mm max height

TRANSISTOR OUTLINE



LAND PATTERN EXAMPLE
NON-SOLDER MASK DEFINED
SCALE: 12X

4220610/B 09/2024

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MS-001 variation BA.

D0014A**PACKAGE OUTLINE****SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



4220718/A 09/2016

NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
5. Reference JEDEC registration MS-012, variation AB.

EXAMPLE BOARD LAYOUT

D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
SCALE:8X



SOLDER MASK DETAILS

4220718/A 09/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:8X

4220718/A 09/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日：2025 年 10 月