

LM26480-Q1 デュアル2MHz、1.5A降圧レギュレータおよびデュアル300mA LDO、個別のイネーブルおよびパワー・グッド内蔵 車載アプリケーション用

1 特長

- 車載アプリケーションに対応
- 以下の結果でAEC Q100認定済み
 - デバイス温度グレード1: 動作時周囲温度範囲 $-40^{\circ}\text{C} \sim +125^{\circ}\text{C}$
- 入力電圧: 2.8V~5.5V
- 高度なアプリケーション・プロセッサやFPGAに対応
- 内部プロセッサ機能とI/Oへ電力を供給する2つのLDO
- 高精度な内部リファレンス電圧
- 過熱保護機能
- 過電流保護機能
- Buck1およびBuck2用外部パワーオン・リセット機能
- 入力電源電圧を監視する低電圧誤動作防止検出器
- 降圧型DC/DCコンバータ(バック)
 - 1.5Aの出力電流
 - V_{OUT} の範囲
 - Buck1: 1.5Aにおいて0.8V~2V
 - Buck2: 1.5Aにおいて1V~3.3V
 - 最大96%の効率
 - $\pm 3\%$ のFB電圧精度
 - 2MHzのPWMスイッチング周波数
 - 低負荷時のPWM/PFM自動モード切り替え
 - 自動ソフトスタート
- リニア・レギュレータ(LDO)
 - V_{OUT} : 1V~3.5V
 - $\pm 3\%$ のFB電圧精度
 - 300mAの出力電流
 - 25mV (標準値)のドロップアウト
 - **WEBENCH® Power Designer**により、LM26480-Q1を使用するカスタム設計を作成

2 アプリケーション

- デジタル・コア電源
- アプリケーション・プロセッサ
- ペリフェラルI/O電源

3 概要


LM26480-Q1は車載用認定済みの、低消費電力デジタル・アプリケーション用に最適化された多機能パワー・マネジメント・ユニット(PMU)です。このデバイスは、2つの非常に高効率な1.5A降圧型DC/DCコンバータと、2つの300mAリニア・レギュレータを内蔵しています。DC/DC降圧型コンバータは標準効率が96%で、消費電力を最小限に抑えられます。機能として、ソフトスタート、低電圧誤動作防止、電流過負荷保護、熱過負荷保護、およびBuck1および2の出力電圧レベルを監視する、内蔵のパワー・オン・リセット(POR)回路があります。

製品情報⁽¹⁾

型番	パッケージ	本体サイズ(公称)
LM26480-Q1	WQFN (24)	4.00mm×4.00mm

(1) 提供されているすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

概略回路図



Copyright © 2016, Texas Instruments Incorporated



目次

1	特長	1	8.1	Overview	13
2	アプリケーション	1	8.2	Functional Block Diagram	13
3	概要	1	8.3	Feature Description	14
4	改訂履歴	2	8.4	Device Functional Modes	21
5	Device Comparison Tables	3	9	Application and Implementation	22
6	Pin Configuration and Functions	4	9.1	Application Information	22
7	Specifications	5	9.2	Typical Application	24
	7.1 Absolute Maximum Ratings	5	10	Power Supply Recommendations	31
	7.2 ESD Ratings	5	11	Layout	31
	7.3 Recommended Operating Conditions: Bucks	5		11.1 Layout Guidelines	31
	7.4 Thermal Information	5		11.2 Layout Example	32
	7.5 General Electrical Characteristics	6	12	デバイスおよびドキュメントのサポート	33
	7.6 Low Dropout Regulators, LDO1 and LDO2	6		12.1 デバイス・サポート	33
	7.7 Buck Converters SW1, SW2	7		12.2 ドキュメントのサポート	33
	7.8 I/O Electrical Characteristics	8		12.3 ドキュメントの更新通知を受け取る方法	33
	7.9 Power-On Reset Threshold/Function (POR)	8		12.4 コミュニティ・リソース	33
	7.10 Typical Characteristics — LDO	9		12.5 商標	34
	7.11 Typical Characteristics — Buck 2.8 V to 5.5 V	10		12.6 静電気放電に関する注意事項	34
	7.12 Typical Characteristics — Bucks 1 and 2	11		12.7 Glossary	34
	7.13 Typical Characteristics — Buck 3.6 V	12	13	メカニカル、パッケージ、および注文情報	34
8	Detailed Description	13			

4 改訂履歴

Revision B (December 2016) から Revision C に変更	Page
• WEBENCHへのリンク 追加	1
• Deleted the maximum lead temperature (soldering) from the <i>Absolute Maximum Ratings</i> table	5
• Changed the PBUCK1 and PBUCK2 equations in the <i>Junction Temperature</i> section	25
• 変更「静電気放電に関する警告」声明	33

Revision A (June 2016) から Revision B に変更	Page
• 「概要」セクションにコンテンツを追加、データシートのタイトルを 変更	1

2016年1月発行のものから更新	Page
• 上端のナビゲータ・アイコン 追加	1
• Changed "0n" to "e _N " as symbol for supply output noise in Low Dropout Regulators EC table	6

5 Device Comparison Tables

Table 1. Default Options


ORDER SUFFIX	SPEC	OSCILLATOR FREQUENCY	BUCK MODES	nPOR DELAY	UVLO	SYNC	AECQ
QSQ-AA	NOPB	2 MHz	Auto-Mode	60 mS	Enabled	Disabled	Grade 1
QSQ-CF	NOPB	2.1 MHz	Forced PWM	60 mS	Disabled	Disabled	Grade 1
QSQ-8D	NOPB	2.1 MHz	Forced PWM	130 μ S	Enabled	Disabled	Grade 1

Table 2. Power Block Operation

POWER BLOCK INPUT	ENABLED	DISABLED	NOTE
VINLDO12	VIN+	VIN+	Always Powered
AVDD	VIN+	VIN+	Always Powered
VIN1	VIN+	VIN+ or 0V	
VIN2	VIN+	VIN+ or 0V	
VINLDO1	$\leq$ VIN+	$\leq$ VIN+	If Enabled, minimum VIN is 1.74 V
VINLDO2	$\leq$ VIN+	$\leq$ VIN+	If Enabled, minimum VIN is 1.74 V

6 Pin Configuration and Functions

**RTW Package
24-Pin WQFN
Top View**



Pin Functions

PIN		I/O	TYPE ⁽¹⁾	DESCRIPTION
NO.	NAME			
1	VINLDO12	I	P	Analog power for internal functions (VREF, BIAS, I ² C, Logic)
2	SYNC	I	G/(D)	Frequency synchronization pin, which allows the user to connect an external clock signal to synchronize the PMIC internal oscillator. Default OFF and must be grounded when not used.
3	NPOR	O	D	nPOR Power on reset pin for both Buck1 and Buck 2. Open drain logic output 100-kΩ pullup resistor. nPOR is pulled to ground when the voltages on these supplies are not good. See Flexible Power-On Reset (Power Good with Delay) for more information.
4	GND_SW1	G	G	Buck1 NMOS power ground
5	SW1	O	P	Buck1 switcher output pin
6	VIN1	I	P	Power in from either DC source or battery to Buck1
7	ENSW1	I	D	Enable pin for Buck1 switcher, a logic HIGH enables Buck1. Pin cannot be left floating.
8	FB1	I	A	Buck1 input feedback terminal
9	GND_C	G	G	Non-switching core ground pin
10	AVDD	I	P	Analog Power for Buck converters
11	FB2	I	A	Buck2 input feedback terminal
12	ENSW2	I	D	Enable pin for Buck2 switcher, a logic HIGH enables Buck2. Pin cannot be left floating.
13	VIN2	I	P	Power in from either DC source or Battery to Buck2
14	SW2	O	P	Buck2 switcher output pin
15	GND_SW2	G	G	Buck2 NMOS
16	ENLDO2	I	D	LDO2 enable pin, a logic HIGH enables LDO2. Pin cannot be left floating.
17	ENLDO1	I	D	LDO1 enable pin, a logic HIGH enables LDO1. Pin cannot be left floating.
18	GND_L	G	G	LDO ground
19	VINLDO1	I	P	Power in from either DC source or battery to LDO1
20	LDO1	O	P	LDO1 Output
21	FBL1	I	A	LDO1 feedback terminal
22	FBL2	I	A	LDO2 feedback terminal
23	LDO2	O	P	LDO output
24	VINLDO2	I	P	Power in from either DC source or battery to LDO2.
DAP	DAP	G	G	Connection is not necessary for electrical performance, but it is recommended for better thermal dissipation.

(1) A: Analog Pin, G: Ground Pin, P: Power Pin, I: Input Pin, O: Output Pin, D: Digital.

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾⁽²⁾

	MIN	MAX	UNIT
VINLDO12, VIN1, AVDD, VIN2, VINLDO1, VINLDO2, ENSW1, FB1, FB2, ENSW2, ENLDO1, ENLDO2, SYNC, FBL1, FBL2	–0.3	6	V
GND to GND SLUG		±0.3	
Power dissipation, P _{D-MAX} (T _A = 85°C, T _{MAX} = 125°C) ⁽³⁾		1.17	W
Junction temperature, T _{J-MAX}		150	°C
Storage temperature, T _{stg}	–65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions: Bucks*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to the potential at the GND pin.
- (3) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T_{A-MAX}) is dependent on the maximum operating junction temperature (T_{J-MAX-OP} = 125°C), the maximum power dissipation of the device in the application (P_{D-MAX}), and the junction-to-ambient thermal resistance of the part/package in the application (R_{θJA}), as given by the following equation: T_{A-MAX} = T_{J-MAX-OP} – (R_{θJA} × P_{D-MAX}). See *Application and Implementation*.

7.2 ESD Ratings

		VALUE	UNIT
V _(ESD) Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
	Charged-device model (CDM), per AEC Q100-011	±750	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions: Bucks

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
V _{IN}	2.8		5.5	V
V _{EN}	0	(V _{IN} + 0.3 V)		
Junction temperature, T _J	–40		125	°C
Ambient temperature, T _A ⁽¹⁾	–40		125	°C

- (1) Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues in board design.

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		LM26480-Q1	UNIT
		RTW (WQFN)	
		24 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	32.7	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	31.2	°C/W
R _{θJB}	Junction-to-board thermal resistance	11.2	°C/W
ψ _{JT}	Junction-to-top characterization parameter	0.2	°C/W
ψ _{JB}	Junction-to-board characterization parameter	11.2	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	0.4	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

7.5 General Electrical Characteristics

Unless otherwise noted, $V_{IN} = 3.6\text{ V}$. Values and limits apply for $T_J = 25^\circ\text{C}$.⁽¹⁾⁽²⁾⁽³⁾

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_Q	VINLDO12 shutdown current	$V_{IN} = 3.6\text{ V}$		0.5		μA
V_{POR}	Power-on reset threshold	V_{DD} falling edge ⁽⁴⁾		1.9		V
T_{SD}	Thermal shutdown threshold	See ⁽⁵⁾		160		$^\circ\text{C}$
T_{SDH}	Thermal shutdown hysteresis	See ⁽⁵⁾		20		
UVLO	Undervoltage lockout	Rising		2.9		V
		Falling		2.7		

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to the potential at the GND pin.
- (3) Minimum (MIN) and maximum (MAX) limits are specified by design, test, or statistical analysis. Typical numbers represent the most likely norm.
- (4) VPOR is voltage at which the EPROM resets. This is different from the UVLO on VINLDO12, which is the voltage at which the regulators shut off; and is also different from the nPOR function, which signals if the regulators are in a specified range.
- (5) Specified by design. Not production tested.

7.6 Low Dropout Regulators, LDO1 and LDO2

Unless otherwise noted, $V_{IN} = 3.6\text{ V}$, $C_{IN} = 1\text{ }\mu\text{F}$, $C_{OUT} = 0.47\text{ }\mu\text{F}$, and values and limits apply for $T_J = 25^\circ\text{C}$, unless otherwise specified.⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IN}	Operational voltage range	VINLDO1 and VINLDO2 PMOS pins ⁽⁵⁾ $T_J = -40^\circ\text{C}$ to 125°C	1.74		5.5	V
V_{FB}	FB voltage accuracy	$T_J = -40^\circ\text{C}$ to 125°C	-3%		3%	
ΔV_{OUT}	Line regulation	$V_{IN} = (V_{OUT} + 0.3\text{ V})$ to 5 V ⁽⁶⁾ Load current = 1 mA $T_J = -40^\circ\text{C}$ to 125°C			0.15	%/V
	Load regulation	$V_{IN} = 3.6\text{ V}$, $T_J = -40^\circ\text{C}$ to 125°C Load current = 1 mA to I_{MAX}			0.011	%/mA
I_{SC}	Short circuit current limit	LDO1-2, $V_{OUT} = 0\text{ V}$		500		mA
$V_{IN} - V_{OUT}$	Dropout voltage	Load current = 50 mA ⁽⁷⁾		25		mV
		Load current = 50 mA ⁽⁷⁾ $T_J = -40^\circ\text{C}$ to 125°C			200	
PSRR	Power supply ripple rejection	$F = 10\text{ kHz}$, load current = I_{MAX}		45		dB
e_N	Supply output noise	$10\text{ Hz} < F < 100\text{ kHz}$		150		μV_{RMS}
I_Q	Quiescent current on	$I_{OUT} = 0\text{ mA}$		40		μA
		$I_{OUT} = 0\text{ mA}$, $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$			150	
	Quiescent current on	$I_{OUT} = 300\text{ mA}$		60		
		$I_{OUT} = 300\text{ mA}$, $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$			200	
	Quiescent current off	EN is de-asserted		0.03	1	μA
T_{ON}	Turnon time	Start-up from shutdown		300		μsec

- (1) All voltages are with respect to the potential at the GND pin.
- (2) Minimum (MIN) and maximum (MAX) limits are specified by design, test, or statistical analysis. Typical (TYP) numbers represent the most likely norm.
- (3) C_{IN} , C_{OUT} : Low-ESR Surface-Mount Ceramic Capacitors (MLCCs) used in setting electrical characteristics.
- (4) The device maintains a stable, regulated output voltage without a load.
- (5) Pins 24, 19 can operate from V_{IN} min of 1.74 V to a V_{IN} max of 5.5 V . This rating is only for the series pass PMOS power FET. It allows the system design to use a lower voltage rating if the input voltage comes from a buck output.
- (6) V_{IN} minimum for line regulation values is 1.8 V .
- (7) Dropout voltage is the voltage difference between the input and the output at which the output voltage drops to 100 mV below its nominal value.

Low Dropout Regulators, LDO1 and LDO2 (continued)

Unless otherwise noted, $V_{IN} = 3.6\text{ V}$, $C_{IN} = 1\text{ }\mu\text{F}$, $C_{OUT} = 0.47\text{ }\mu\text{F}$, and values and limits apply for $T_J = 25^\circ\text{C}$, unless otherwise specified. ⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
C_{OUT} Output capacitor	Capacitance for stability $0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$		0.47		μF
	$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	0.33			
	$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	0.68	1		
	Equivalent series resistance (ESR) $T_J = -40^\circ\text{C}$ to 125°C	5		500	$\text{m}\Omega$

7.7 Buck Converters SW1, SW2

Unless otherwise noted, $V_{IN} = 3.6\text{ V}$, $C_{IN} = 10\text{ }\mu\text{F}$, $C_{OUT} = 10\text{ }\mu\text{F}$, $L_{OUT} = 2.2\text{ }\mu\text{H}$, and limits apply for $T_J = 25^\circ\text{C}$, unless otherwise specified. ^{(1) (2)(3)(4)}

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{FB} ⁽⁵⁾ Feedback voltage		-3%		3%	
V_{OUT}	Line regulation $2.8\text{ V} < V_{IN} < 5.5\text{ V}$ $I_{OUT} = 10\text{ mA}$		0.089		%/V
	Load regulation $100\text{ mA} < I_{OUT} < I_{MAX}$		0.0013		%/mA
Eff Efficiency	Load current = 250 mA		96%		
I_{SHDN} Shutdown supply current	EN is de-asserted		0.01	1	μA
f_{OSC} Internal oscillator frequency	Default oscillator frequency = 2 MHz	1.6	2	2.4	MHz
	Default oscillator frequency = 2.1 MHz		2.1	2.5	
	Default oscillator frequency = 2.1 MHz $T_J = -40^\circ\text{C}$ to 125°C	1.7			
I_{PEAK}	Buck1 peak switching current limit		2	2.4	A
	Buck2 peak switching current limit		2	2.4	
I_Q Quiescent current on ⁽⁶⁾	No load PFM mode		33		μA
	No load PWM mode (forced PWM)		2		mA
$R_{DS(on)}(P)$ Pin-pin resistance PFET			200	400	$\text{m}\Omega$
$R_{DS(on)}(N)$ Pin-pin resistance NFET			180	400	
T_{ON} Turnon time	Start-up from shutdown		500		μsec
C_{IN} Input capacitor	Capacitance for stability	10			μF
C_{OUT} Output capacitor	Capacitance for stability	10			

(1) All voltages are with respect to the potential at the GND pin.

(2) Minimum (MIN) and maximum (MAX) limits are specified by design, test, or statistical analysis. Typical (TYP) numbers represent the most likely norm.

(3) C_{IN} , C_{OUT} : Low-ESR Surface-Mount Ceramic Capacitors (MLCCs) used in setting electrical characteristics.

(4) The device maintains a stable, regulated output voltage without a load.

(5) $V_{IN} \geq V_{OUT} + R_{DS(on)}(P) (I_{OUT} + 1/2 I_{RIPPLE})$. If these conditions are not met, voltage regulation will degrade as load increases.

(6) Quiescent current is defined here as the difference in current between the input voltage source and the load at V_{OUT} .

LM26480-Q1

JAJSD80C – JANUARY 2015 – REVISED NOVEMBER 2017

www.ti.com
7.8 I/O Electrical Characteristics


 Limits apply over the entire junction temperature range for operation, $T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IL}	Input low level				0.4	V
V _{IH}	Input high level		0.7 × V _{DD}			

7.9 Power-On Reset Threshold/Function (POR)


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
nPOR	nPOR = Power-on reset for Buck1 and Buck2	Default = 60 ms		60		ms
		Default = 130 μs		130		μs
nPOR Threshold	Percentage of target voltage Buck1 or Buck2	V_{BUCK1} AND V_{BUCK2} rising		92%		
		V_{BUCK1} OR V_{BUCK2} falling		82%		
V_{OL}	Output level low	Load = $I_{OL} = 500 \mu\text{A}$		0.23	0.5	V

7.10 Typical Characteristics — LDO




$V_{IN} = 3.6\text{ V}$ $V_{OUT} = 2.5\text{ V}$ Load = 100 mA

Figure 1. Output Voltage Change vs Temperature (LDO1)




$V_{IN} = 3.6\text{ V}$ $V_{OUT} = 1.8\text{ V}$ Load = 100 mA

Figure 2. Output Voltage Change vs Temperature (LDO2)




$V_{IN} = 3.6\text{ V}$ $V_{OUT} = 2.5\text{ V}$ Load = 0 to 150 mA

Figure 3. Load Transient




$V_{IN} = 3.6\text{ V}$ $V_{OUT} = 2.5\text{ V}$ Load = 150 to 300 mA

Figure 4. Load Transient



$V_{IN} = 3.6\text{ to }4.2\text{ V}$ $V_{OUT} = 2.5\text{ V}$ Load = 100 mA

Figure 5. Line Transient (LDO1)



$V_{IN} = 3.6\text{ to }4.2\text{ V}$ $V_{OUT} = 1.8\text{ V}$ Load = 150 mA

Figure 6. Line Transient (LDO2)

LM26480-Q1

JAJSDB0C – JANUARY 2015 – REVISED NOVEMBER 2017

www.ti.com

7.11 Typical Characteristics — Buck 2.8 V to 5.5 V

$V_{IN} = 2.8 \text{ V to } 5.5 \text{ V}$, $T_A = 25^\circ\text{C}$






Figure 7. Shutdown Current vs. Temp




$V_{OUT} = 1.2 \text{ V}$

Figure 8. Output Voltage vs. Supply Voltage



$V_{OUT} = 2 \text{ V}$

Figure 9. Output Voltage vs. Supply Voltage




$V_{OUT} = 3 \text{ V}$

Figure 10. Output Voltage vs. Supply Voltage

7.12 Typical Characteristics — Bucks 1 and 2


Output current transitions from PFM mode to PWM mode for Buck 1.



$V_{OUT} = 1.2\text{ V}$

$L = 2.2\text{ }\mu\text{H}$

Figure 11. Efficiency vs. Output Current




$V_{OUT} = 2\text{ V}$

$L = 2.2\text{ }\mu\text{H}$

Figure 12. Efficiency vs. Output Current


Output current transitions from PWM mode to PFM mode for Buck 2.



$V_{OUT} = 3\text{ V}$

$L = 2.2\text{ }\mu\text{H}$

Figure 13. Efficiency vs. Output Current



$V_{OUT} = 3.5\text{ V}$

$L = 2.2\text{ }\mu\text{H}$

Figure 14. Efficiency vs. Output Current


LM26480-Q1

JAJSDB0C – JANUARY 2015 – REVISED NOVEMBER 2017

www.ti.com


7.13 Typical Characteristics — Buck 3.6 V

$V_{IN} = 3.6\text{ V}$, $T_A = 25^\circ\text{C}$, $V_{OUT} = 1.2\text{ V}$ unless otherwise noted




$V_{OUT} = 1.2\text{ V}$ (PWM Mode)

Figure 15. Load Transient Response




$V_{OUT} = 1.2\text{ V}$ (PWM To PFM)

Figure 16. Mode Change By Load Transients



$V_{IN} = 3.6\text{ to }4.2\text{ V}$ $V_{OUT} = 1.2\text{ V}$ Load = 250 mA

Figure 17. Line Transient Response



$V_{IN} = 3\text{ to }3.6\text{ V}$ $V_{OUT} = 3\text{ V}$ Load = 250 mA


Figure 18. Line Transient Response

8 Detailed Description

8.1 Overview

The LM26480-Q1 is a multi-functional power management unit (PMU), optimized for low-power digital applications. This device integrates two highly efficient 1.5-A step-down DC-DC converters and two 300-mA linear regulators.

8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

8.3 Feature Description

8.3.1 DC-DC Converters

The LM26480-Q1 provides the DC-DC converters that supply the various power needs of the application by means of two linear low dropout regulators, LDO1 and LDO2, and two buck converters, SW1 and SW2. [Table 3](#) lists the output characteristics of the various regulators.

Table 3. Supply Specification

SUPPLY	LOAD	OUTPUT	
		V _{OUT} RANGE (V)	I _{MAX} MAXIMUM OUTPUT CURRENT (mA)
LDO1	analog	1 to 3.5	300
LDO2	analog	1 to 3.5	300
SW1	digital	0.8 to 2	1500
SW2	digital	1 to 3.3	1500

8.3.1.1 Linear Low Dropout Regulators (LDOs)

LDO1 and LDO2 are identical linear regulators targeting analog loads characterized by low noise requirements. LDO1 and LDO2 are enabled through the ENLDO pin.




Figure 19. LDO Block Diagram

8.3.1.1.1 No-Load Stability

The LDOs remain stable and in regulation with no external load. This is an important consideration in some circuits, for example, CMOS RAM keep-alive applications.

8.3.1.2 SW1, SW2: Synchronous Step-Down Magnetic DC-DC Converters

8.3.1.2.1 Functional Description

The LM26480-Q1 incorporates two high-efficiency synchronous switching buck regulators, SW1 and SW2, that deliver a constant voltage from a single Li-Ion battery to the portable system processors. Using a voltage mode architecture with synchronous rectification, both bucks have the ability to deliver up to 1500 mA depending on the input voltage and output voltage (voltage headroom), and the inductor chosen (maximum current capability).

There are three modes of operation depending on the current required: PWM, PFM, and shutdown. PWM mode handles current loads of approximately 70 mA or higher, delivering voltage precision of $\pm 3\%$ with 90% efficiency or better. Lighter output current loads cause the device to automatically switch into PFM for reduced current consumption ($I_Q = 33 \mu\text{A}$ typical) and a longer battery life. The Standby operating mode turns off the device, offering the lowest current consumption. PWM or PFM mode is selected automatically or PWM mode can be forced through the setting of the buck control register.

Both SW1 and SW2 can operate up to a 100% duty cycle (PMOS switch always on) for low drop out control of the output voltage. In this way the output voltage will be controlled down to the lowest possible input voltage.

Additional features include soft-start, undervoltage lockout, current overload protection, and thermal overload protection.

The enable signal may be employed immediately after V_{IN} is applied to the device. However, V_{IN} must be stable for approximately 8 ms before enable signal be asserted high to ensure internal bias, reference, and the flexible POR timing are stabilized. This initial delay is necessary only upon first time device power on.

8.3.1.2.2 Circuit Operation Description

A buck converter contains a control block, a switching PFET connected between input and output, a synchronous rectifying NFET connected between the output and ground (BCKGND pin) and a feedback path. During the first portion of each switching cycle, the control block turns on the internal PFET switch. This allows current to flow from the input through the inductor to the output filter capacitor and load. The inductor limits the current to a ramp with a slope of

$$\frac{V_{IN} - V_{OUT}}{L} \quad (1)$$

by storing energy in a magnetic field. During the second portion of each cycle, the control block turns the PFET switch off, blocking current flow from the input, and then turns the NFET synchronous rectifier on. The inductor draws current from ground through the NFET to the output filter capacitor and load, which ramps the inductor current down with a slope of

$$\frac{-V_{OUT}}{L} \quad (2)$$

The output filter stores charge when the inductor current is high, and releases it when low, smoothing the voltage across the load.

8.3.1.2.3 PWM Operation

During PWM operation the converter operates as a voltage-mode controller with input voltage feed forward. This allows the converter to achieve excellent load and line regulation. The DC gain of the power stage is proportional to the input voltage. To eliminate this dependence, feed forward voltage inversely proportional to the input voltage is introduced.

8.3.1.2.4 Internal Synchronous Rectification

While in PWM mode, the buck uses an internal NFET as a synchronous rectifier to reduce rectifier forward voltage drop and associated power loss. Synchronous rectification provides a significant improvement in efficiency whenever the output voltage is relatively low compared to the voltage drop across an ordinary rectifier diode.

8.3.1.2.5 Current Limiting

A current limit feature allows the converter to protect itself and external components during overload conditions. PWM mode implements current limiting using an internal comparator that trips at 2 A for both bucks (typical). If the output is shorted to ground the device enters a timed current limit mode where the NFET is turned on for a longer duration until the inductor current falls below a low threshold, ensuring inductor current has more time to decay, thereby preventing runaway.

8.3.1.2.6 PFM Operation

At very light loads, the converter enters PFM mode and operates with reduced switching frequency and supply current to maintain high efficiency.

The part will automatically transition into PFM mode when either of two conditions occurs for a duration of 32 or more clock cycles:

1. The inductor current becomes discontinuous, or
2. The peak PMOS switch current drops below the I_{MODE} level.

$$\text{(Typically } I_{MODE} < 66 \text{ mA} + \frac{V_{IN}}{160\Omega} \text{)} \quad (3)$$

During PFM operation, the converter positions the output voltage slightly higher than the nominal output voltage during PWM operation, allowing additional headroom for voltage drop during a load transient from light to heavy load. The PFM comparators sense the output voltage via the feedback pin and control the switching of the output FETs such that the output voltage ramps between 0.8% and 1.6% (typical) above the nominal PWM output voltage. If the output voltage is below the 'high' PFM comparator threshold, the PMOS power switch is turned on. It remains on until the output voltage exceeds the *high* PFM threshold or the peak current exceeds the I_{PFM} level set for PFM mode. The typical peak current in PFM mode is:

$$I_{PFM} = 66 \text{ mA} + \frac{V_{IN}}{80\Omega} \quad (4)$$

Once the PMOS power switch is turned off, the NMOS power switch is turned on until the inductor current ramps to zero. When the NMOS zero-current condition is detected, the NMOS power switch is turned off. If the output voltage is below the 'high' PFM comparator threshold (see [Figure 20](#)), the PMOS switch is again turned on and the cycle is repeated until the output reaches the desired level. Once the output reaches the 'high' PFM threshold, the NMOS switch is turned on briefly to ramp the inductor current to zero and then both output switches are turned off and the part enters an extremely low power mode. Quiescent supply current during this 'sleep' mode is less than 30 μA , which allows the part to achieve high efficiencies under extremely light load conditions. When the output drops below the *low* PFM threshold, the cycle repeats to restore the output voltage to approximately 1.6% above the nominal PWM output voltage.

If the load current should increase during PFM mode (see [Figure 20](#)) causing the output voltage to fall below the 'low2' PFM threshold, the part will automatically transition into fixed-frequency PWM mode.

8.3.1.2.7 SW1, SW2 Control

SW1 and SW2 are enabled/disabled through the external enable pins.

The Modulation mode PWM/PFM is by default automatic and depends on the load (see [Functional Description](#)). The modulation mode can be factory trimmed, forcing the buck to operate in PWM mode regardless of the load condition.




Figure 20. PWM/PFM Modulation

8.3.1.2.8 Shutdown Mode

During shutdown the PFET switch, reference, control and bias circuitry of the converters are turned off. The NFET switch will be on in shutdown to discharge the output. When the converter is enabled, soft start is activated. Disabling the converter during the system power up and undervoltage conditions is recommended when the supply is less than 2.8 V.

8.3.1.2.9 Soft Start

The soft-start feature allows the power converter to gradually reach the initial steady state operating point, thus reducing start-up stresses and surges. The two LM26480-Q1 buck converters have a soft-start circuit that limits in-rush current during start-up. During start-up the switch current limit is increased in steps. Soft start is activated only if EN goes from logic low to logic high after V_{IN} reaches 2.8 V. Soft start is implemented by increasing switch current limit in steps of 250 mA, 500 mA, 950 mA, and 2 A for both bucks (typical switch current limit). The start-up time thereby depends on the output capacitor and load current demanded at start-up.

8.3.1.2.10 Low Dropout Operation

The LM26480-Q1 can operate at 100% duty cycle (no switching; PMOS switch completely on) for low dropout support of the output voltage. In this way the output voltage will be controlled down to the lowest possible input voltage. When the device operates near 100% duty cycle, output voltage ripple is approximately 25 mV. The minimum input voltage needed to support the output voltage is

$$V_{IN, MIN} = I_{LOAD} \times (R_{DSON, PFET} + R_{INDUCTOR}) + V_{OUT}$$

where

- I_{LOAD} = Load current
 - $R_{DSON, PFET}$ = Drain to source resistance of PFET switch in the triode region
 - $R_{INDUCTOR}$ = Inductor resistance
- (5)

8.3.1.2.11 Flexible Power-On Reset (Power Good with Delay)

The LM26480-Q1 is equipped with an internal Power-On-Reset (POR) circuit which monitors the output voltage levels on bucks 1 and 2. The nPOR is an open drain logic output which is logic LOW when either of the buck outputs are below 92% of the rising value, or when one or both outputs fall below 82% of the desired value. The time delay between output voltage level and nPOR is enabled is (130 μ s, 60 ms, 100 ms, 200 ms), 60 ms by default. For any other delay option, other than the default, please consult a Texas Instruments Sales Representative. The system designer can choose the external pull-up resistor (value such as 100 k Ω) for the nPOR pin.




Figure 21. nPOR with Counter Delay

Figure 21 shows the simplest application of the POR where both switcher enables are tied together. In Case 1, EN1 causes nPOR to transition LOW and triggers the nPOR delay counter. If the power supply for Buck2 does not come on within that period, nPOR will stay LOW, indicating a power fail mode. Case 2 indicates the vice versa scenario if Buck1 supply did not come on. In both cases the nPOR remains LOW. Case 3 shows a typical application of the POR, where both switcher enables are tied together. Even if RDY1 ramps up slightly faster than RDY2 (or vice versa), the nPOR signal will trigger a programmable delay before going HIGH, as explained below.




Figure 22. Faults Occurring in Counter Delay after Start-Up

Figure 22 details the Power Good with delay with respect to the enable signals EN1, and EN2. The RDY1, RDY2 are internal signals derived from the output of two comparators. Each comparator has been trimmed as follows:

Table 4. Comparator Trim

COMPARATOR LEVEL	BUCK SUPPLY LEVEL
HIGH	Greater than 92%
LOW	Less than 82%

The circuits for EN1 and RDY1 are symmetrical to EN2 and RDY2, so each reference to EN1 and RDY1 will also work for EN2 and RDY2 and vice versa.

If EN1 and RDY1 signals are High at time t1, then the RDY1 signal rising edge triggers the programmable delay counter (130 μ s, 60 ms, 100 ms, 200 ms). This delay forces nPOR LOW between time interval t1 and t2. NPOR is then pulled high after the programmable delay is completed. Now if EN2 and RDY2 are initiated during this interval the nPOR signal ignores this event.

If either RDY1 or RDY2 were to go LOW at t3 then the programmable delay is triggered again.




Figure 23. nPOR Mask Window

In Case 1 (Figure 23), we see that case where EN2 and RDY2 are initiated after triggered programmable delay. To prevent the nPOR being asserted again, a masked window (5 ms) counter delay is triggered off the EN2 rising edge. NPOR is still held HIGH for the duration of the mask, whereupon the nPOR status afterwards will depend on the status of both RDY1 and RDY2 lines.

In Case 2, we see the case where EN2 is initiated after the RDY1 triggered programmable delay, but RDY2 never goes HIGH (Buck2 never turns on). Normal operation operation of nPOR occurs with respect to EN1 and RDY1, and the nPOR signal is held HIGH for the duration of the mask window. We see that nPOR goes LOW after the masking window has timed out because it is now dependent on RDY1 and RDY2, where RDY2 is LOW.




Figure 24. Design Implementation of the Flexible Power-On Reset

Design implementation of the flexible power-on reset. An internal power-on reset of the IC is used with EN1 and EN2 to produce a reset signal (LOW) to the delay timer nPOR. EN1 and RDY1 or EN2 and RDY2 are used to generate the set signal (HIGH) to the delay timer. S = R = 1 never occurs. The mask timers are triggered off EN1 and EN2 which are gated with RDY1, and RDY2 to generate outputs to the final AND gate to generate the nPOR.

8.3.1.2.12 Undervoltage Lockout

The LM26480-Q1 features an undervoltage lockout circuit. The function of this circuit is to continuously monitor the raw input supply voltage (VINLDO12) and automatically disable the four voltage regulators whenever this supply voltage is less than 2.8 VDC.

The circuit incorporates a bandgap based circuit that establishes the reference used to determine the 2.8 VDC trip point for a V_{IN} OK – Not OK detector. This V_{IN} OK signal is then used to gate the enable signals to the four regulators of the LM26480-Q1. When VINLDO12 is greater than 2.8 VDC the four **enables** control the four regulators; when VINLDO12 is less than 2.8 VDC the four regulators are **disabled** by the V_{IN} detector being in the *Not OK* state. The circuit has built-in hysteresis to prevent undesired signal variations.

8.4 Device Functional Modes

There are two user-controlled modes of operations. The auto switch-over or auto-mode for the buck converters is that at high output current the regulator operates in the PWM mode. When the output draws relatively low current, in the neighborhood of 100 mA or less, the regulator automatically switches to the power-saving PFM mode. However, in the PFM mode, the switching frequency changes proportional to the amount of loading. In some applications it is not desirable to have variable switching frequencies. Hence, the forced PWM (FPWM) mode can be selected to retain a fixed nominal operating frequency to avoid interference or modulation issues in a system at the expense of slightly increased power consumption at light loads.


9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

9.1.1 External Component Selection



Copyright © 2016, Texas Instruments Incorporated

Figure 25. LDO Block Diagram

Table 5. Buck External Component Selection

TARGET V _{OUT} (V)	IDEAL RESISTOR VALUES		COMMON R VALUES		ACTUAL V _{OUT} w/ COM/R (V)	ACTUAL V _{OUT} DELTA FROM TARGET (V)	FEEDBACK CAPACITORS		POWER RAIL
	R1 (KΩ)	R2 (KΩ)	R1 (KΩ)	R2 (KΩ)			C1 (pF)	C2 (pF)	
0.8	120	200	121	200	0.803	0.002	15	none	Buck1
0.9	160	200	162	200	0.905	0.005	15	none	Only
1	200	200	200	200	1	0	15	none	^
1.1	240	200	240	200	1.1	0	15	none	
1.2	280	200	280	200	1.2	0	12	none	
1.3	320	200	324	200	1.31	0.01	12	none	Buck1
1.4	360	200	357	200	1.393	-0.008	10	none	And
1.5	400	200	402	200	1.505	0.005	10	none	Buck2
1.6	440	200	442	200	1.605	0.005	8.2	none	
1.7	427	178	432	178	1.713	0.013	8.2	none	
1.8	463	178	464	178	1.803	0.003	8.2	none	
1.9	498	178	499	178	1.902	0.002	8.2	none	
2	450	150	453	150	2.01	0.01	8.2	none	>
2.1	480	150	475	150	2.083	-0.017	8.2	none	^
2.2	422	124	422	124	2.202	0.002	8.2	none	
2.3	446	124	442	124	2.282	-0.018	8.2	none	
2.4	471	124	475	124	2.415	0.015	8.2	none	
2.5	400	100	402	100	2.51	0.01	8.2	none	
2.6	420	100	422	100	2.61	0.01	8.2	none	
2.7	440	100	442	100	2.71	0.01	8.2	33	Buck2
2.8	460	100	464	100	2.82	0.02	8.2	33	Only
2.9	480	100	475	100	2.875	-0.025	8.2	33	
3	500	100	499	100	2.995	-0.005	6.8	33	
3.1	520	100	523	100	3.115	0.015	6.8	33	
3.2	540	100	536	100	3.18	-0.02	6.8	33	
3.3	560	100	562	100	3.31	0.01	6.8	33	

The output voltages of the bucks of the LM26480-Q1 are established by the feedback resistor dividers R1 and R2 shown on the application circuit above. Equation 6 shows how to determine what value of V is:

$$V_{OUT} = V_{FB} (R1+R2)/R2$$

where

- V_{FB} is the voltage on the Buck FBx pin. (6)

The Buck control loop will force the voltage on V_{FB} to be 0.50 V $\pm$ 3%.

Table 5 shows ideal resistor values to establish buck voltages from 0.8 V to 3.3 V along with common resistor values to establish these voltages. Common resistors do not always produce the target value, error is given in the delta column.

In addition to the resistor feedback, capacitor feedback C1 is always required, and depending on the output voltage capacitor C2 is also required.

INDUCTOR	VALUE	UNIT	DESCRIPTION	NOTES
$L_{SW1,2}$	2.2	μ H	SW1,2 inductor	DCR 70 m Ω

9.1.2 Feedback Resistors for LDOs

See Figure 25.

Table 6. LDO External Component Selection

TARGET V_{OUT} (V)	IDEAL RESISTOR VALUES		COMMON R VALUES		ACTUAL V_{OUT} W/Com/R (V)
	R1 (K Ω)	R2 (K Ω)	R1 (K Ω)	R2 (K Ω)	
1	200	200	200	200	1
1.1	240	200	240	200	1.1
1.2	280	200	280	200	1.2
1.3	320	200	324	200	1.31
1.4	360	200	357	200	1.393
1.5	400	200	402	200	1.505
1.6	440	200	442	200	1.605
1.7	480	200	562	232	1.711
1.8	520	200	604	232	1.802
1.9	560	200	562	200	1.905
2	600	200	604	200	2.01
2.1	640	200	715	221	2.118
2.2	680	200	681	200	2.203
2.3	720	200	806	226	2.283
2.4	760	200	845	221	2.412
2.5	800	200	750	187	2.505
2.6	840	200	909	215	2.614
2.7	880	200	1100	249	2.709
2.8	920	200	1150	249	2.809
2.9	960	200	1210	255	2.873
3	1000	200	1000	200	3
3.1	1040	200	1000	191	3.118
3.2	1080	200	1000	187	3.174
3.3	1120	200	1210	215	3.314
3.4	1160	200	1210	210	3.381
3.5	1200	200	1210	200	3.525

The output voltages of the LDOs of the LM26480-Q1 are established by the feedback resistor dividers R1 and R2 shown on Figure 25 above. Equation 7 shows calculation for V_{OUT} :

$$V_{OUT} = V_{FB}(R1+R2)/R2$$


where

- V_{FB} is the voltage on the LDOX_FB pin. (7)

The LDO control loop will force the voltage on V_{FB} to be $0.50\text{ V} \pm 3\%$. The above table shows ideal resistor values to establish LDO voltages from 1 V to 3.5 V along with common resistor values to establish these voltages. Common resistors do not always produce the target value, error is given in the final column.

To keep the power consumed by the feedback network low it is recommended that R2 be established as about 200 k Ω . Lesser values of R2 are okay at the users discretion.

9.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 26. LM26480-Q1 Application Circuit

Typical Application (continued)

9.2.1 Design Requirements

9.2.1.1 High V_{IN} - High Load Operation

Additional information is provided when the device is operated at extremes of V_{IN} and regulator loads. These are described in terms of the junction temperature and buck output ripple management.

9.2.1.2 Junction Temperature

The maximum junction temperature $T_{J-MAX-OP}$ of 125°C of the device package.

Equation 8 and Equation 9 demonstrate junction temperature determination, ambient temperature T_{A-MAX} , and total chip power must be controlled to keep T_J below this maximum:

$$T_{J-MAX-OP} = T_{A-MAX} + (R_{\theta JA}) [^{\circ}\text{C/Watt}] \times (P_{D-MAX}) [\text{Watts}] \quad (8)$$

Total IC power dissipation P_{D-MAX} is the sum of the individual power dissipation of the four regulators plus a minor amount for chip overhead. Chip overhead is bias, TSD, and LDO analog.

$$P_{D-MAX} = P_{LDO1} + P_{LDO2} + P_{BUCK1} + P_{BUCK2} + (0.0001 \text{ A} \times V_{IN}) [\text{Watts}]$$

$$\text{Power dissipation of LDO1 } (P_{LDO1}) = (V_{INLDO1} - V_{OUTLDO1}) \times I_{OUTLDO1} [V \times A]$$

$$\text{Power dissipation of LDO2 } (P_{LDO2}) = (V_{INLDO2} - V_{OUTLDO2}) \times I_{OUTLDO2} [V \times A]$$

$$\text{Power dissipation of Buck1 } (P_{BUCK1}) = P_{IN} - P_{OUT} = V_{OUTBUCK1} \times I_{OUTBUCK1} \times (1/\eta_1 - 1) [V \times A]$$

η_1 = efficiency of Buck1

$$\text{Power dissipation of Buck2 } (P_{BUCK2}) = P_{IN} - P_{OUT} = V_{OUTBUCK2} \times I_{OUTBUCK2} \times (1/\eta_2 - 1) [V \times A]$$

η_2 = efficiency of Buck2

where

- η is the efficiency for the specific condition is taken from efficiency graphs. (9)

If V_{IN} and I_{LOAD} increase, the output ripple associated with the buck regulators also increases. This mainly occurs with $V_{IN} > 5.2 \text{ V}$ and a load current greater than 1.2 A. To ensure operation in this area of operation, TI recommends that the system designer circumvents the output ripple issues by installing Schottky diodes on the bucks(s) that are expected to perform under these extreme conditions.

9.2.2 Detailed Design Procedure

9.2.2.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the LM26480-Q1 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

9.2.2.2 Output Inductors and Capacitors for SW1 AND SW2

There are several design considerations related to the selection of output inductors and capacitors:

- Load transient response;
- Stability;

Typical Application (continued)

- Efficiency;
- Output ripple voltage; and
- Overcurrent ruggedness.

The LM26480-Q1 has been optimized for use with nominal values 2.2 μH and 10 μF . If other values are needed for the design, please contact Texas Instruments sales with any concerns.

9.2.2.2.1 Inductor Selection for SW1 and SW2

TI recommends a nominal inductor value of 2.2 μH . It is important to ensure the inductor core does not saturate during any foreseeable operational situation.

Care should be taken when reviewing the different saturation current ratings that are specified by different manufacturers. Saturation current ratings are typically specified at 25°C, so ratings at maximum ambient temperature of the application should be requested from the manufacturer.

There are two methods to choose the inductor saturation current rating:

Recommended method:

The best way to ensure the inductor does not saturate is to choose an inductor that has saturation current rating greater than the maximum LM26480-Q1 current limit of 2.4 A. In this case the device prevents inductor saturation.

Alternate method:

If the recommended approach cannot be used, care must be taken to ensure that the saturation current is greater than the peak inductor current:

$$I_{\text{SAT}} > I_{\text{LPEAK}}$$

$$I_{\text{LPEAK}} = I_{\text{OUTMAX}} + \frac{I_{\text{RIPPLE}}}{2}$$

$$I_{\text{RIPPLE}} = \frac{D \times (V_{\text{IN}} - V_{\text{OUT}})}{L \times F}$$

$$D = \frac{V_{\text{OUT}}}{V_{\text{IN}} \times \text{EFF}}$$

- I_{SAT} : Inductor saturation current at operating temperature
- I_{LPEAK} : Peak inductor current during worst case conditions
- I_{OUTMAX} : Maximum average inductor current
- I_{RIPPLE} : Peak-to-peak inductor current
- V_{OUT} : Output voltage
- V_{IN} : Input voltage
- L: Inductor value in Henries at I_{OUTMAX}
- F: Switching frequency, Hertz
- D: Estimated duty factor
- EFF: Estimated power supply efficiency

(10)

I_{SAT} may not be exceeded during any operation, including transients, start-up, high temperature, worst-case conditions, etc.

9.2.2.2.2 Suggested Inductors and Their Suppliers

MODEL	MANUFACTURER	DIMENSIONS (mm)	DCR (max) (m Ω)	$I_{\text{SATURATION}}$ (A) (values approx.)
DO3314-222MX	Coilcraft	3.3 × 3.3 × 1.4	200	1.8
LPO3310-222MX	Coilcraft	3.3 × 3.3 × 1	150	1.3
ELL6PG2R2N	Panasonic	6 × 6 × 2	37	2.2
ELC6GN2R2N	Panasonic	6 × 6 × 1.5	53	1.9
CDRH2D14NP-2R2NC	Sumida	3.2 × 3.2 × 1.5	94	1.5

9.2.2.3 Output Capacitor Selection for SW1 and SW2

TI recommends a ceramic output capacitor of 10 μF , 6.3 V with an ESR of less than 500 m Ω .

Output ripple can be estimated from the vector sum of the reactive (capacitor) voltage component and the real (ESR) voltage component of the output capacitor.

$$V_{\text{COUT}} = \frac{I_{\text{RIPPLE}}}{8 \times F \times C_{\text{OUT}}}$$

$$V_{\text{ROUT}} = I_{\text{RIPPLE}} \times \text{ESR}_{\text{COUT}}$$

$$V_{\text{PPOUT}} = \sqrt{V_{\text{COUT}}^2 + V_{\text{ROUT}}^2}$$

- V_{COUT} : Estimated reactive output ripple
 - V_{ROUT} : Estimated real output ripple
 - V_{PPOUT} : Estimated peak-to-peak output ripple
- (11)

The output capacitor needs to be mounted as close as possible to the output pin of the device. For better temperature performance, X7R or X5R types are recommended. DC bias characteristics of ceramic capacitors must be considered when selecting case sizes like 0805 and 0603.

DC bias characteristics vary from manufacturer to manufacturer and by case size. DC bias curves should be requested from them as part of the capacitor selection process. ESR is typically higher for smaller packages.

The output filter capacitor smooths out current flow from the inductor to the load, helps maintain a steady output voltage during transient load changes and reduces output voltage ripple. These capacitors must be selected with sufficient capacitance and sufficiently low ESR to perform these functions.

Note that the output voltage ripple is dependent on the inductor current ripple and the equivalent series resistance of the output capacitor (ESR_{COUT}). ESR_{COUT} is frequency dependent as well as temperature dependent. The R_{ESR} should be calculated with the applicable switching frequency and ambient temperature.

9.2.2.4 Input Capacitor Selection for SW1 and SW2

It is required to use a ceramic input capacitor of at least 4.7 μF and 6.3 V with an ESR of less than 500 m Ω .

The input power source supplies average current continuously. During the PFET switch on-time, however, the demanded di/dt is higher than can be typically supplied by the input power source. This delta is supplied by the input capacitor.

A simplified “worst case” assumption is that all of the PFET current is supplied by the input capacitor. This will result in conservative estimates of input ripple voltage and capacitor RMS current. Input ripple voltage is estimated in [Equation 12](#):

$$V_{\text{PPIN}} = \frac{I_{\text{OUT}} \times D}{C_{\text{IN}} \times F} + I_{\text{OUT}} \times \text{ESR}_{\text{CIN}}$$

- V_{PPIN} : Estimated peak-to-peak input ripple voltage
 - I_{OUT} : Output current, Amps
 - C_{IN} : Input capacitor value, Farads
 - ESR_{CIN} : Input capacitor ESR, Ohms
- (12)

This capacitor is exposed to significant RMS current, so it is important to select a capacitor with an adequate RMS current rating. Capacitor RMS current estimated as follows:

$$I_{\text{RMSIN}} = \sqrt{D \times \left(I_{\text{OUT}}^2 + \frac{I_{\text{RIPPLE}}^2}{12} \right)}$$

- I_{RMSIN} : Estimated input capacitor RMS current
- (13)

Table 7. Suggested Capacitors and Their Suppliers

MODEL	TYPE	VENDOR	VOLTAGE RATING (V)	CASE SIZE
4.7 μF for CIN				
C2012X5R0J475K	Ceramic, X5R	TDK	6.3	0805, (2012)

Table 7. Suggested Capacitors and Their Suppliers (continued)

MODEL	TYPE	VENDOR	VOLTAGE RATING (V)	CASE SIZE
JMK212BJ475K	Ceramic, X5R	Taiyo-Yuden	6.3	0805, (2012)
GRM21BR60J475K	Ceramic, X5R	Murata	6.3	0805, (2012)
C1608X5R0J475K	Ceramic, X5R	TDK	6.3	0603, (1608)
10 μF for COUT				
GRM21BR60J106K	Ceramic, X5R	Murata	6.3	0805, (2012)
JMK212BJ106K	Ceramic, X5R	Taiyo-Yuden	6.3	0805, (2012)
C2012X5R0J106K	Ceramic, X5R	TDK	6.3	0805, (2012)
C1608X5R0J106K	Ceramic, X5R	TDK	6.3	0603, (1608)

9.2.2.5 LDO Capacitor Selection

9.2.2.5.1 Input Capacitor

An input capacitor is required for stability. TI recommends that a 1- μ F capacitor be connected between the LDO input pin and ground (this capacitance value may be increased without limit). This capacitor must be located a distance of not more than 1 cm from the input pin and returned to a clean analog ground. Any good quality ceramic, tantalum, or film capacitor may be used at the input.

CAUTION

Tantalum capacitors can suffer catastrophic failures due to surge currents when connected to a low impedance source of power (like a battery or a very large capacitor). If a tantalum capacitor is used at the input, it must be specified by the manufacturer to have a surge current rating sufficient for the application.

There are no requirements for the ESR on the input capacitor, but tolerance and temperature coefficient must be considered when selecting the capacitor to ensure the capacitance will remain approximately 1 μ F over the entire operating temperature range.

9.2.2.5.2 Output Capacitor

The LDOs on the LM26480-Q1 are designed specifically to work with very small ceramic output capacitors. A 1- μ F ceramic capacitor (temperature types Z5U, Y5V, or X7R) with ESR between 5 m Ω to 500 m Ω , are suitable in the application circuit. It is also possible to use tantalum or film capacitors at the device output C_{OUT} (or V_{OUT}), but these are not as attractive for reasons of size and cost. The output capacitor must meet the requirement for the minimum value of capacitance and also have an ESR value that is within the range 5 m Ω to 500 m Ω for stability.

9.2.2.5.3 Capacitor Characteristics

The LDOs are designed to work with ceramic capacitors on the output to take advantage of the benefits they offer. For capacitance values in the range of 0.47 μ F to 4.7 μ F, ceramic capacitors are the smallest, least expensive and have the lowest ESR values, thus making them best for eliminating high frequency noise. The ESR of a typical 1- μ F ceramic capacitor is in the range of 20 m Ω to 40 m Ω , which easily meets the ESR requirement for stability for the LDOs.

For both input and output capacitors, careful interpretation of the capacitor specification is required to ensure correct device operation. The capacitor value can change greatly, depending on the operating conditions and capacitor type.

In particular, the output capacitor selection should take account of all the capacitor parameters, to ensure that the specification is met within the application. The capacitance can vary with DC bias conditions as well as temperature and frequency of operation. Capacitor values will also show some decrease over time due to aging. The capacitor parameters are also dependent on the particular case size, with smaller sizes giving poorer performance figures in general. As an example, [Figure 27](#) shows a typical graph comparing different capacitor case sizes in a capacitance vs. DC bias plot.




Figure 27. Capacitance vs DC Bias

As shown in [Figure 27](#), increasing the DC bias condition can result in the capacitance value that falls below the minimum value given in the recommended capacitor specifications table. Note that the graph shows the capacitance out of spec for the 0402 case size capacitor at higher bias voltages. It is therefore recommended that the capacitor manufacturers' specifications for the nominal value capacitor are consulted for all conditions, as some capacitor sizes (such as 0402) may not be suitable in the actual application.

The ceramic capacitor's capacitance can vary with temperature. The capacitor type X7R, which operates over a temperature range of -55°C to 125°C , will only vary the capacitance to within $\pm 15\%$. The capacitor type X5R has a similar tolerance over a reduced temperature range of -55°C to 85°C . Many large value ceramic capacitors, larger than $1\ \mu\text{F}$ are manufactured with Z5U or Y5V temperature characteristics. Their capacitance can drop by more than 50% as the temperature varies from 25°C to 85°C . Therefore X7R is recommended over Z5U and Y5V in applications where the ambient temperature will change significantly above or below 25°C .

Tantalum capacitors are less desirable than ceramic for use as output capacitors because they are more expensive when comparing equivalent capacitance and voltage ratings in the $0.47\text{-}\mu\text{F}$ to $4.7\text{-}\mu\text{F}$ range. Another important consideration is that tantalum capacitors have higher ESR values than equivalent size ceramics. This means that while it may be possible to find a tantalum capacitor with an ESR value within the stable range, it would have to be larger in capacitance (which means bigger and more costly) than a ceramic capacitor with the same ESR value. It should also be noted that the ESR of a typical tantalum will increase about 2:1 as the temperature goes from 25°C down to -40°C , so some guard band must be allowed.

Table 8. Capacitor Characteristics

CAPACITOR	MIN VALUE (μF)	DESCRIPTION	RECOMMENDED TYPE
CLDO1	0.47	LDO1 output capacitor	Ceramic, 6.3V, X5R
CLDO2	0.47	LDO2 output capacitor	
CSW1	10	SW1 output capacitor	
CSW2	10	SW2 output capacitor	

9.2.3 Application Curves




Figure 28. Enable Start-Up Time (LDO1)




Figure 29. Enable Start-Up Time (LDO2)




Figure 30. Start-Up Into PWM Mode




Figure 31. Start-Up Into PWM Mode




Figure 32. Start-Up Into PFM Mode




Figure 33. Start-Up Into PFM Mode

10 Power Supply Recommendations

All power inputs should be tied to the main VDD source (that is, a battery), unless the user wishes to power it from another source. (that is, powering LDO from Buck output).

The analog VDD inputs power the internal bias and error amplifiers, so they should be tied to the main VDD. The analog VDD inputs must have an input voltage between 2.8 V and 5.5 V, as specified in the [Recommended Operating Conditions: Bucks](#) section of this datasheet.

The other V_{IN} pins (VINLDO1, VINLDO2, VIN1, VIN2) can actually have inputs lower than 2.8 V, as long as they are higher than the programmed output (0.3 V). The analog and digital grounds should be tied together outside of the chip to reduce noise coupling.

11 Layout

11.1 Layout Guidelines

PC board layout is an important part of DC-DC converter design. Poor board layout can disrupt the performance of a DC-DC converter and surrounding circuitry by contributing to EMI, ground bounce, and resistive voltage loss in the traces. These can send erroneous signals to the DC-DC converter device, resulting in poor regulation or instability. Poor layout can also result in re-flow problems leading to poor solder joints, which can result in erratic or degraded performance.

Good layout for the LM26480-Q1 bucks can be implemented by following a few simple design rules, as shown in [Figure 34](#).

1. Place the buck inductor and filter capacitors close together and make the trace short. The traces between these components carry relatively high switching currents and act as antennas. Following this rule reduces radiated noise. Place the capacitors and inductor close to the buck.
2. Arrange the components so that the switching current loops curl in the same direction. During the first half of each cycle, current flows from the input filter capacitor, through the buck and inductor to the output filter capacitor and back through ground, forming a current loop. In the second half of each cycle, current is pulled up from ground, through the buck by the inductor, to the output filter capacitor and then back through ground, forming a second current loop. Routing these loops so the current curls in the same direction prevents magnetic field reversal between the two half-cycles and reduces radiated noise.
3. Connect the ground pins of the buck, and filter capacitors together using generous component-side copper fill as a pseudo-ground plane. Then connect this to the ground-plane (if one is used) with several vias. This reduces ground-plane noise by preventing the switching currents from circulating through the ground plane. It also reduces ground bounce at the buck by giving it a low-impedance ground connection.
4. Use wide traces between the power components and for power connections to the DC-DC converter circuit. This reduces voltage errors caused by resistive losses across the traces.
5. R_{OUT} noise sensitive traces, such as the voltage feedback path, away from noisy traces between the power components. The voltage feedback trace must remain close to the buck circuit and should be routed directly from FB to VOUT at the output capacitor and must be routed opposite to noise components. This reduces EMI radiated onto the DC-DC converter's own voltage feedback trace.

In mobile phones, for example, a common practice is to place the DC-DC converter on one corner of the board, arrange the CMOS digital circuitry around it (because this also generates noise), and then place sensitive preamplifiers and IF stages on the diagonally opposing corner. Often, the sensitive circuitry is shielded with a metal pan and power to it is post-regulated to reduce conducted noise, using low-dropout linear regulators.

For more information on board layout techniques, refer to [AN-1187 Leadless Leadframe Package \(LLP\)](#) on TI's website. This application note also discusses package handling, solder stencil, and the assembly process.

11.2 Layout Example




Figure 34. Board Layout Design Rules for the LM26480-Q1

12 デバイスおよびドキュメントのサポート

12.1 デバイス・サポート

12.1.1 デベロッパー・ネットワークの製品に関する免責事項

デベロッパー・ネットワークの製品またはサービスに関するTIの出版物は、単独またはTIの製品、サービスと一緒に提供される場合に関係なく、デベロッパー・ネットワークの製品またはサービスの適合性に関する是認、デベロッパー・ネットワークの製品またはサービスの是認の表明を意味するものではありません。

12.2 ドキュメントのサポート

12.2.1 WEBENCH®ツールによるカスタム設計

[ここをクリック](#)すると、WEBENCH® Power Designerにより、LM26480-Q1デバイスを使用するカスタム設計を作成できます。

1. 最初に、入力電圧(V_{IN})、出力電圧(V_{OUT})、出力電流(I_{OUT})の要件を入力します。
2. オプティマイザのダイヤルを使用して、効率、占有面積、コストなどの主要なパラメータについて設計を最適化します。
3. 生成された設計を、テキサス・インスツルメンツが提供する他のソリューションと比較します。

WEBENCH Power Designerでは、カスタマイズされた回路図と部品リストを、リアルタイムの価格と部品の在庫情報と併せて参照できます。

ほとんどの場合、次の操作を実行可能です。

- 電氣的なシミュレーションを実行し、重要な波形と回路の性能を確認する。
- 熱シミュレーションを実行し、基板の熱特性を把握する。
- カスタマイズされた回路図やレイアウトを、一般的なCADフォーマットでエクスポートする。
- 設計のレポートをPDFで印刷し、同僚と設計を共有する。

WEBENCHツールの詳細は、www.ti.com/WEBENCHでご覧になれます。

12.2.2 関連資料

関連資料については、以下を参照してください。

- 『AN-1187 リードレス・リードフレーム・パッケージ(LLP)』
- 『防衛/産業アプリケーション向けのビット・フリップ回復の拡張とPMU設計』
- 『現代のFPGA向けの電源設計の考慮事項』
- 『AN-1800 デュアル低ノイズ・リニア・レギュレータ付きのデュアルDC/DC降圧型レギュレータLM26480用の評価キット』

12.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

12.4 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ オンライン・コミュニティ TIのE2E (*Engineer-to-Engineer*) コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

設計サポート TIの設計サポート役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

12.5 商標

E2E is a trademark of Texas Instruments.
WEBENCH is a registered trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

12.6 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

12.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
LM26480QSQ-AA/NOPB	Active	Production	WQFN (RTW) 24	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	26480QA
LM26480QSQ-AA/NOPB.A	Active	Production	WQFN (RTW) 24	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	26480QA
LM26480QSQ-CF/NOPB	Active	Production	WQFN (RTW) 24	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	26480CF
LM26480QSQ-CF/NOPB.A	Active	Production	WQFN (RTW) 24	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	26480CF
LM26480QSQX-8D/NO.A	Active	Production	WQFN (RTW) 24	4500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	26480QD
LM26480QSQX-8D/NOPB	Active	Production	WQFN (RTW) 24	4500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	26480QD
LM26480QSQX-AA/NO.A	Active	Production	WQFN (RTW) 24	4500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	26480QA
LM26480QSQX-AA/NOPB	Active	Production	WQFN (RTW) 24	4500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	26480QA

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LM26480-Q1 :

- Catalog : [LM26480](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION


*All dimensions are nominal



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM26480QSQ-AA/NOPB	WQFN	RTW	24	1000	177.8	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM26480QSQ-CF/NOPB	WQFN	RTW	24	1000	177.8	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM26480QSQX-8D/NOPB	WQFN	RTW	24	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM26480QSQX-AA/NOPB	WQFN	RTW	24	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM26480QSQ-AA/NOPB	WQFN	RTW	24	1000	210.0	185.0	35.0
LM26480QSQ-CF/NOPB	WQFN	RTW	24	1000	210.0	185.0	35.0
LM26480QSQX-8D/NOPB	WQFN	RTW	24	4500	367.0	367.0	35.0
LM26480QSQX-AA/NOPB	WQFN	RTW	24	4500	367.0	367.0	35.0



4222815/A 03/2016

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT



RTW0024A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
SCALE:15X



SOLDER MASK DETAILS

4222815/A 03/2016

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).

EXAMPLE STENCIL DESIGN

RTW0024A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 25:
78% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:20X

4222815/A 03/2016

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](https://www.ti.com) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日：2025 年 10 月