











LM2734-Q1

JAJSG85-SEPTEMBER 2018

# LM2734-Q1 薄型SOT、1A負荷の降圧DC/DCレギュレータ

# 1 特長

- 車載アプリケーション用にAEC-Q100認定済み:デバイス温度グレード1:-40°C~+125°C、T₄
- 薄型のSOT-6パッケージ
- 入力電圧範囲: 3V~20V
- 出力電圧範囲: 0.8V~18V
- 1Aの出力電流
- 550kHz (LM2734Y)および1.6MHz (LM2734X)のスイッチング周波数
- 300mΩ NMOSスイッチ
- シャットダウン電流: 30nA
- 内部基準電圧: 0.8V±2%
- 内部的なソフトスタート
- 電流モード、PWMの動作

サーマル・シャットダウン

• WEBENCH® Power Designerにより、LM2734-Q1 を使用するカスタム設計を作成

# 2 アプリケーション

- 車載用
- ローカル・ポイント・オブ・ロード・レギュレー ション
- 先進運転支援システム(ADAS)

### 3 概要

LM2734-Q1レギュレータはモノリシックで高周波数の PWM降圧DC/DCコンバータで、6ピンの薄型SOTパッケージで供給されます。ローカルDC/DC変換に必要なアクティブ機能をすべて内蔵し、高速過渡応答と正確なレギュレーションを、極めて小さなPCB面積で実現しています。

最小限の外付け部品と、WEBENCHでのオンライン設計 サポートにより、LM2734-Q1レギュレータは簡単に使用できます。最先端の0.5μm BiCMOSテクノロジを使用する内蔵300mΩ NMOSスイッチにより1Aの負荷を駆動できるため、利用可能な最高の電力密度が得られます。世界最先端の制御回路により、最短で13nsのオン時間が可能なため、3V~20Vの入力動作範囲の全体から、最低0.8Vの出力電圧へ、非常に高い周波数で変換できます。スイッチング周波数は内部的に550kHz (LM2734Y)または1.6MHz (LM2734X)に設定されており、非常に小型の表面実装インダクタとチップ・コンデンサを使用できます。動作周波数が非常に高いにもかかわらず、最大90%の高い効率を簡単に実現できます。外部からのシャットダウン機能を備えており、スタンバイ電流が30nAと非常に低くなっています。


LM2734-Q1は電流モード制御と内部補償を活用して、広範な動作条件にわたって高性能のレギュレーションを行います。 追加機能として、内部ソフトスタート回路による突入電流の低減、パルス単位の電流制限、サーマル・シャットダウン、出力過電圧保護が搭載されています。

#### 製品情報<sup>(1)</sup>


型番	パッケージ	本体サイズ(公称)
LM2734-Q1	SOT (6)	2.90mm×1.60mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末 尾にある注文情報を参照してください。

効率と負荷電流との関係 V<sub>IN</sub> = 5V、V<sub>OUT</sub> = 3.3V



#### 代表的なアプリケーション回路







٠,
.4


1	特長1	8 Application and Implementation	11
2	アプリケーション1	8.1 Application Information	11
3	概要1	8.2 Typical Applications	14
4	改訂履歴	9 Power Supply Recommendations	29
5	Pin Configuration and Functions	10 Layout	29
6	Specifications4	10.1 Layout Guidelines	29
•	6.1 Absolute Maximum Ratings 4	10.2 Layout Example	30
	6.2 ESD Ratings	11 デバイスおよびドキュメントのサポート	31
	6.3 Recommended Operating Conditions	11.1 開発サポート	31
	6.4 Thermal Information	11.2 ドキュメントの更新通知を受け取る方法	31
	6.5 Electrical Characteristics5	11.3 コミュニティ・リソース	31
	6.6 Typical Characteristics	11.4 デベロッパー・ネットワークの製品に関する免責事	項. <mark>3</mark> 1
7	Detailed Description 8	11.5 商標	31
	7.1 Overview 8	11.6 静電気放電に関する注意事項	31
	7.2 Functional Block Diagram9	11.7 Glossary	32
	7.3 Feature Description	12 メカニカル、パッケージ、および注文情報	32
	7.4 Device Functional Modes		

# 4 改訂履歴

日付	リビジョン	注	
2018年9月	*	2004年9月に作成された、商業用と車載用を組み合わせたデータシートSNVS288 から、LM2734-Q1を分離。このドキュメントSNVSB80には、車載用のLM2734-Q1 部分の詳細を記載。	
		絶対最大定格の最大FB電圧を「-0.3V」から「3V」に変更	

www.ti.com

# **5 Pin Configuration and Functions**



**Pin Functions** 

PIN		1/0	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
BOOST	1	I	Boost voltage that drives the internal NMOS control switch. A bootstrap capacitor is connected between the BOOST and SW pins.	
GND	2	GND	Signal and Power ground pin. Place the bottom resistor of the feedback network as close as possible to this pin for accurate regulation.	
FB	3	I	Feedback pin. Connect FB to the external resistor divider to set output voltage.	
EN	4	1	Enable control input. Logic high enables operation. Do not allow this pin to float or be greater than $V_{\text{IN}}$ + 0.3 V.	
V <sub>IN</sub>	5	I	Input supply voltage. Connect a bypass capacitor to this pin.	
SW	6	0	Output switch. Connects to the inductor, catch diode, and bootstrap capacitor.	

# 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted) (1)(2)

	MIN	MAX	UNIT
$V_{IN}$	-0.5	24	V
SW voltage	-0.5	24	V
Boost voltage	-0.5	30	V
Boost to SW voltage	-0.5	6	V
FB voltage	-0.5	3	V
EN voltage	-0.5	$V_{IN} + 0.3$	V
Junction temperature		150	°C
Soldering information reflow peak pkg. temp.(15s)		260	°C
Storage temperature, T <sub>stg</sub>	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

			VALUE	UNIT
V	Flootroototio dicoborgo	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup> HBM ESD Classification Level 2	±2000	V
V(ESD)	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011 CDM ESD Classification Level C6	±1000	V

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
$V_{IN}$	3	20	V
SW voltage	-0.5	20	V
Boost voltage	-0.5	25	V
Boost to SW voltage	1.6	5.5	V
Junction temperature	-40	125	°C

#### 6.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	DDC (SOT-23-THIN)	UNIT
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	158.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	46.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	29.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	8.0	°C/W
ΨЈВ	Junction-to-board characterization parameter	29.2	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(2)</sup> If Military/Aerospace specified devices are required, contact the Texas Instruments Sales Office/ Distributors for availability and specifications.



www.ti.com

# 6.5 Electrical Characteristics

 $V_{IN}$  = 5V,  $V_{BOOST}$  -  $V_{SW}$  = 5V unless otherwise specified. Datasheet min/max specification limits are ensured by design, test, or statistical analysis.


	DADAMETED	TEST COMPITIONS	T <sub>J</sub> = 25°C		$T_{\rm J} = -40$	°C to 125°C	UNIT
	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup> TYP <sup>(2)</sup> MAX <sup>(1)</sup>		MIN	TYP MAX	UNII
V <sub>FB</sub>	Feedback Voltage		0.800		0.784	0.816	V
$\Delta V_{FB}/\Delta V_{IN}$	Feedback Voltage Line Regulation	V <sub>IN</sub> = 3V to 20V	0.01				% / V
I <sub>FB</sub>	Feedback Input Bias Current	Sink/Source	10			250	nA
	Undervoltage Lockout	V <sub>IN</sub> Rising	2.74			2.90	
UVLO	Undervoltage Lockout	V <sub>IN</sub> Falling	2.3		2		V
	UVLO Hysteresis		0.44		0.30	0.62	
_	Conitabia a Francisco	LM2734X	1.6		1.2	1.9	NAL 1-
$F_{SW}$	Switching Frequency	LM2734Y	0.55		0.40	0.66	MHz
D	Maximum Duty Cycle	LM2734X	92		85%		
$D_{MAX}$		LM2734Y	96		90%		
5	Minimum Duty Cycle	LM2734X	2%				
D <sub>MIN</sub>		LM2734Y	1%				
R <sub>DS(ON)</sub>	Switch ON Resistance	V <sub>BOOST</sub> - V <sub>SW</sub> = 3V	300			600	mΩ
I <sub>CL</sub>	Switch Current Limit	$V_{BOOST} - V_{SW} = 3V$	1.7		1.2	2.5	Α
	Quiescent Current	Switching	1.5			2.5	mA
$I_Q$	Quiescent Current (shutdown)	V <sub>EN</sub> = 0V	30				nA
	Do not Din Comment	LM2734X (50% Duty Cycle)	2.5			3.5	^
I <sub>BOOST</sub>	Boost Pin Current	LM2734Y (50% Duty Cycle)	1.0			1.8	mA
V	Shutdown Threshold Voltage	V <sub>EN</sub> Falling				0.4	V
V <sub>EN_TH</sub>	Enable Threshold Voltage	V <sub>EN</sub> Rising			1.8		V
I <sub>EN</sub>	Enable Pin Current	Sink/Source	10				nA
I <sub>SW</sub>	Switch Leakage		40				nA

<sup>(1)</sup> Specified to Average Outgoing Quality Level (AOQL).(2) Typicals represent the most likely parametric norm.

JAJSG85 – SEPTEMBER 2018 www.ti.com

# 6.6 Typical Characteristics

All curves taken at  $V_{IN} = 5 \text{ V}$ ,  $V_{BOOST} - V_{SW} = 5 \text{ V}$  and  $T_A = 25^{\circ}\text{C}$ , unless specified otherwise.




0.600 (NHW) 0.575 0.550 0.525 0.500 -40 -25 0 25 50 75 100 125 TEMPERATURE (°C)

**STRUMENTS** 

Figure 1. Oscillator Frequency vs Temperature - L1 = 4.7 μH

Figure 2. Oscillator Frequency vs Temperature - L1 = 10  $\mu$ H







Figure 3. Current Limit vs Temperature

Figure 4. Current Limit vs Temperature  $V_{IN} = 20 \text{ V}$ 






Figure 5. V<sub>FB</sub> vs Temperature


Figure 6. R<sub>DSON</sub> vs Temperature




www.ti.com

# **Typical Characteristics (continued)**

All curves taken at  $V_{IN} = 5 \text{ V}$ ,  $V_{BOOST} - V_{SW} = 5 \text{ V}$  and  $T_A = 25^{\circ}\text{C}$ , unless specified otherwise.








Figure 8. Line Regulation - L1 = 4.7  $\mu H$  V<sub>OUT</sub> = 1.5 V, I<sub>OUT</sub> = 500 mA




Figure 9. Line Regulation - L1 = 10  $\mu H$  V<sub>OUT</sub> = 1.5 V, I<sub>OUT</sub> = 500 mA




Figure 10. Line Regulation - L1 = 4.7  $\mu$ H V<sub>OUT</sub> = 3.3 V, I<sub>OUT</sub> = 500 mA




Figure 11. Line Regulation - L1 = 10  $\mu$ H V<sub>OUT</sub> = 3.3 V, I<sub>OUT</sub> = 500 mA

# 7 Detailed Description

#### 7.1 Overview

The LM2734-Q1 device is a constant frequency PWM buck regulator IC that delivers a 1-A load current. The regulator has a preset switching frequency of either 550 kHz (LM2734Y) or 1.6 MHz (LM2734X). These high frequencies allow the LM2734-Q1 device to operate with small surface-mount capacitors and inductors, resulting in DC/DC converters that require a minimum amount of board space. The LM2734-Q1 device is internally compensated, so it is simple to use, and requires few external components. The LM2734-Q1 device uses current-mode control to regulate the output voltage.

The following operating description of theLM2734-Q1 device will refer to the Simplified Block Diagram () and to the waveforms in Figure 12. The LM2734-Q1 device supplies a regulated output voltage by switching the internal NMOS control switch at constant frequency and variable duty cycle. A switching cycle begins at the falling edge of the reset pulse generated by the internal oscillator. When this pulse goes low, the output control logic turns on the internal NMOS control switch. During this on-time, the SW pin voltage ( $V_{SW}$ ) swings up to approximately  $V_{IN}$ , and the inductor current ( $I_L$ ) increases with a linear slope.  $I_L$  is measured by the current-sense amplifier, which generates an output proportional to the switch current. The sense signal is summed with the regulator's corrective ramp and compared to the error amplifier's output, which is proportional to the difference between the feedback voltage and  $V_{REF}$ . When the PWM comparator output goes high, the output switch turns off until the next switching cycle begins. During the switch off-time, inductor current discharges through Schottky diode D1, which forces the SW pin to swing below ground by the forward voltage ( $V_D$ ) of the catch diode. The regulator loop adjusts the duty cycle (D) to maintain a constant output voltage.





Figure 12. LM2734-Q1 Waveforms of SW Pin Voltage and Inductor Current



#### 7.2 Functional Block Diagram



#### 7.3 Feature Description

#### 7.3.1 Output Overvoltage Protection

The overvoltage comparator compares the FB pin voltage to a voltage that is 10% higher than the internal reference Vref. Once the FB pin voltage goes 10% above the internal reference, the internal NMOS control switch is turned off, which allows the output voltage to decrease toward regulation.

#### 7.3.2 Undervoltage Lockout

Undervoltage lockout (UVLO) prevents the LM2734-Q1 from operating until the input voltage exceeds 2.74 V (typical).

The UVLO threshold has approximately 440 mV of hysteresis, so the part will operate until  $V_{IN}$  drops below 2.3 V (typical). Hysteresis prevents the part from turning off during power up if  $V_{IN}$  is nonmonotonic.

#### 7.3.3 Current Limit

The LM2734-Q1 uses cycle-by-cycle current limiting to protect the output switch. During each switching cycle, a current limit comparator detects if the output switch current exceeds 1.7 A (typical), and turns off the switch until the next switching cycle begins.

#### 7.3.4 Thermal Shutdown

Thermal shutdown limits total power dissipation by turning off the output switch when the IC junction temperature exceeds 165°C. After thermal shutdown occurs, the output switch does not turn on until the junction temperature drops to approximately 150°C.

#### 7.4 Device Functional Modes

#### 7.4.1 Enable Pin / Shutdown Mode

The LM2734-Q1 has a shutdown mode that is controlled by the enable pin (EN). When a logic low voltage is applied to EN, the part is in shutdown mode and its quiescent current drops to typically 30 nA. Switch leakage adds another 40 nA from the input supply. The voltage at this pin must never exceed  $V_{IN}$  + 0.3 V.

#### 7.4.2 Soft Start

This function forces  $V_{OUT}$  to increase at a controlled rate during start up. During soft start, the error amplifier's reference voltage ramps from 0 V to its nominal value of 0.8 V in approximately 200  $\mu$ s. This forces the regulator output to ramp up in a more linear and controlled fashion, which helps reduce inrush current. Under some circumstances at start-up, an output voltage overshoot may still be observed. This may be due to a large output load applied during start-up. Large amounts of output external capacitance can also increase output voltage overshoot. A simple solution is to add a feed forward capacitor with a value between 470 pf and 1000 pf across the top feedback resistor (R1). See Figure 23 for further detail.

www.ti.com JAJSG85 – SEPTEMBER 2018

# 8 Application and Implementation

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

#### 8.1.1 Boost Function

Capacitor  $C_{BOOST}$  and diode D2 in Figure 13 are used to generate a voltage  $V_{BOOST}$ .  $V_{BOOST}$  -  $V_{SW}$  is the gate drive voltage to the internal NMOS control switch. To properly drive the internal NMOS switch during its on-time,  $V_{BOOST}$  needs to be at least 1.6 V greater than  $V_{SW}$ . Although the LM2734-Q1 device will operate with this minimum voltage, it may not have sufficient gate drive to supply large values of output current. Therefore, it is recommended that  $V_{BOOST}$  be greater than 2.5 V above  $V_{SW}$  for best efficiency.  $V_{BOOST} - V_{SW}$  should not exceed the maximum operating limit of 5.5 V.

 $5.5 \text{ V} > \text{V}_{\text{BOOST}} - \text{V}_{\text{SW}} > 2.5 \text{ V}$  for best performance.




Figure 13. V<sub>OUT</sub> Charges C<sub>BOOST</sub>

When the LM2734-Q1 device starts up, internal circuitry from the BOOST pin supplies a maximum of 20 mA to  $C_{BOOST}$ . This current charges  $C_{BOOST}$  to a voltage sufficient to turn the switch on. The BOOST pin continues to source current to  $C_{BOOST}$  until the voltage at the feedback pin is greater than 0.76 V.

There are various methods to derive V<sub>BOOST</sub>:

- 1. From the input voltage (V<sub>IN</sub>)
- 2. From the output voltage (VOLT)
- 3. From an external distributed voltage rail (V<sub>EXT</sub>)
- 4. From a shunt or series Zener diode

In the simplified block diagram of *Functional Block Diagram*, capacitor  $C_{BOOST}$  and diode D2 supply the gate-drive current for the NMOS switch. Capacitor  $C_{BOOST}$  is charged via diode D2 by  $V_{IN}$ . During a normal switching cycle, when the internal NMOS control switch is off  $(T_{OFF})$  (refer to Figure 12),  $V_{BOOST}$  equals  $V_{IN}$  minus the forward voltage of D2  $(V_{FD2})$ , during which the current in the inductor (L) forward biases the Schottky diode D1  $(V_{FD1})$ . Therefore, the voltage stored across  $C_{BOOST}$  is:

$$V_{BOOST} - V_{SW} = V_{IN} - V_{FD2} + V_{FD1}$$
 (1)

When the NMOS switch turns on (T<sub>ON</sub>), the switch pin rises to:

$$V_{SW} = V_{IN} - (R_{DSON} \times I_L), \tag{2}$$

forcing V<sub>BOOST</sub> to rise thus reverse biasing D2. The voltage at V<sub>BOOST</sub> is then:

$$V_{BOOST} = 2 V_{IN} - (R_{DSON} \times I_L) - V_{FD2} + V_{FD1}$$
(3)

which is approximately:

$$2V_{IN} - 0.4 V \tag{4}$$

JAJSG85 – SEPTEMBER 2018 www.ti.com

#### TEXAS INSTRUMENTS

#### **Application Information (continued)**

for many applications. Thus the gate-drive voltage of the NMOS switch is approximately:

$$V_{IN} - 0.2 \text{ V}$$
 (5)

An alternate method for charging  $C_{BOOST}$  is to connect D2 to the output as shown in Figure 13. The output voltage should be from 2.5 V and 5.5 V, so that proper gate voltage will be applied to the internal switch. In this circuit,  $C_{BOOST}$  provides a gate drive voltage that is slightly less than  $V_{OUT}$ .

In applications where both  $V_{IN}$  and  $V_{OUT}$  are greater than 5.5 V, or less than 3 V,  $C_{BOOST}$  cannot be charged directly from these voltages. If  $V_{IN}$  to  $V_{OUT}$  are greater than 5.5 V,  $C_{BOOST}$  can be charged from  $V_{IN}$  or  $V_{OUT}$  minus a Zener voltage by placing a Zener diode D3 in series with D2, as shown in Figure 14. When using a series Zener diode from the input, ensure that the regulation of the input supply does not create a voltage that falls outside the recommended  $V_{BOOST}$  voltage.

$$(V_{INMAX} - V_{D3}) < 5.5 V \tag{6}$$

$$(V_{\text{INMIN}} - V_{D3}) > 1.6 \text{ V}$$
 (7)




Figure 14. Zener Reduces Boost Voltage from VIN

An alternative method is to place the Zener diode D3 in a shunt configuration as shown in Figure 15. A small 350 mW to 500 mW 5.1-V Zener diode in a SOT or SOD package can be used for this purpose. A small ceramic capacitor such as a 6.3 V, 0.1- $\mu$ F capacitor (C4) should be placed in parallel with the Zener diode. When the internal NMOS switch turns on, a pulse of current is drawn to charge the internal NMOS gate capacitance. The 0.1- $\mu$ F parallel shunt capacitor ensures that the V<sub>BOOST</sub> voltage is maintained during this time.

Resistor R3 should be chosen to provide enough RMS current to the Zener diode (D3) and to the BOOST pin. A recommended choice for the Zener current ( $I_{ZENER}$ ) is 1 mA. The current  $I_{BOOST}$  into the BOOST pin supplies the gate current of the NMOS control switch and varies typically according to the following formula for the X version:

$$I_{BOOST} = 0.56 \times (D + 0.54) \times (V_{ZENER} - V_{D2}) \text{ mA}$$
 (8)

I<sub>BOOST</sub> can be calculated for the Y version using the following:

$$I_{BOOST} = 0.22 \times (D + 0.54) \times (V_{ZENER} - V_{D2}) \mu A$$
 (9)

where D is the duty cycle,  $V_{ZENER}$  and  $V_{D2}$  are in volts, and  $I_{BOOST}$  is in milliamps.  $V_{ZENER}$  is the voltage applied to the anode of the boost diode (D2), and  $V_{D2}$  is the average forward voltage across D2. Note that this formula for  $I_{BOOST}$  gives typical current. For the worst case  $I_{BOOST}$ , increase the current by 40%. In that case, the worst case boost current will be:

$$I_{\text{BOOST-MAX}} = 1.4 \times I_{\text{BOOST}} \tag{10}$$

R3 will then be given by:

$$R3 = (V_{IN} - V_{ZENER}) / (1.4 \times I_{BOOST} + I_{ZENER})$$
(11)

For example, using the X-version let  $V_{IN} = 10 \text{ V}$ ,  $V_{ZENER} = 5 \text{ V}$ ,  $V_{D2} = 0.7 \text{ V}$ ,  $I_{ZENER} = 1 \text{ mA}$ , and duty cycle D = 50%. Then:

$$I_{BOOST} = 0.56 \times (0.5 + 0.54) \times (5 - 0.7) \text{ mA} = 2.5 \text{ mA}$$
 (12)

$$R3 = (10 \text{ V} - 5 \text{ V}) / (1.4 \times 2.5 \text{ mA} + 1 \text{ mA}) = 1.11 \text{ k}\Omega$$
 (13)



# **Application Information (continued)**




Figure 15. Boost Voltage Supplied from the Shunt Zener on  $V_{\rm IN}$ 

JAJSG85 – SEPTEMBER 2018 www.ti.com

# TEXAS INSTRUMENTS

#### 8.2 Typical Applications

### 8.2.1 LM2734X (1.6 MHz) $V_{BOOST}$ Derived from $V_{IN}$ 5V to 1.5 V/1 A




Figure 16. LM2734X (1.6 MHz) V<sub>BOOST</sub> Derived from V<sub>IN</sub> 5 V to 1.5-V/1-A Schematic

#### 8.2.1.1 Design Requirements

Derive charge for  $V_{BOOST}$  from the input supply ( $V_{IN}$ ).  $V_{BOOST} - V_{SW}$  should not exceed the maximum operating limit of 5.5V.

#### 8.2.1.2 Detailed Design Procedure

Table II all of materials for Figure 19					
PART ID	PART VALUE	MANUFACTURER	PART NUMBER		
U1	1-A Buck Regulator	Texas Instruments	LM2734X		
C1, Input Cap	10 μF, 6.3V, X5R	TDK	C3216X5ROJ106M		
C2, Output Cap	10 μF, 6.3V, X5R	TDK	C3216X5ROJ106M		
C3, Boost Cap	0.01 uF, 16V, X7R	TDK	C1005X7R1C103K		
D1, Catch Diode	0.3 V <sub>F</sub> Schottky 1 A, 10 VR	ON Semi	MBRM110L		
D2, Boost Diode	1V <sub>F</sub> @ 50-mA Diode	Diodes, Inc.	1N4148W		
L1	4.7μH, 1.7A,	TDK	VLCF4020T- 4R7N1R2		
R1	8.87 kΩ, 1%	Vishay	CRCW06038871F		
R2	10.2 kΩ, 1%	Vishay	CRCW06031022F		
R3	100 kΩ, 1%	Vishay	CRCW06031003F		

Table 1. Bill of Materials for Figure 16

#### 8.2.1.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the XXXXXXX device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage  $(V_{IN})$ , output voltage  $(V_{OUT})$ , and output current  $(I_{OUT})$  requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- · Run thermal simulations to understand board thermal performance
- · Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.



#### 8.2.1.2.2 Inductor Selection

The Duty Cycle (D) can be approximated quickly using the ratio of output voltage (V<sub>O</sub>) to input voltage (V<sub>IN</sub>):

$$D = \frac{V_O}{V_{IN}} \tag{14}$$

The catch diode (D1) forward voltage drop and the voltage drop across the internal NMOS must be included to calculate a more accurate duty cycle. Calculate D by using the following formula:

$$D = \frac{V_O + V_D}{V_{IN} + V_D - V_{SW}}$$
(15)

V<sub>SW</sub> can be approximated by:

$$V_{SW} = I_O \times R_{DS(ON)}$$
 (16)

The diode forward drop  $(V_D)$  can range from 0.3 V to 0.7 V depending on the quality of the diode. The lower  $V_D$  is, the higher the operating efficiency of the converter.

The inductor value determines the output ripple current. Lower inductor values decrease the size of the inductor, but increase the output ripple current. An increase in the inductor value will decrease the output ripple current. The ratio of ripple current ( $\Delta i_L$ ) to output current ( $I_O$ ) is optimized when it is set between 0.3 and 0.4 at 1 A. The ratio r is defined as:

$$r = \frac{\Delta i_L}{I_O} \tag{17}$$

One must also ensure that the minimum current limit (1.2 A) is not exceeded, so the peak current in the inductor must be calculated. The peak current ( $I_{LPK}$ ) in the inductor is calculated as shown in Equation 18:

$$I_{LPK} = I_O + \Delta I_L/2 \tag{18}$$

If r=0.5 at an output of 1 A, the peak current in the inductor will be 1.25 A. The minimum specified current limit over all operating conditions is 1.2 A. One can either reduce r to 0.4 resulting in a 1.2-A peak current, or make the engineering judgement that 50 mA over is safe enough with a 1.7-A typical current limit and 6 sigma limits. When the designed maximum output current is reduced, the ratio r can be increased. At a current of 0.1 A, r can be made as high as 0.9. The ripple ratio can be increased at lighter loads because the net ripple is actually quite low, and if r remains constant the inductor value can be made quite large. An equation empirically developed for the maximum ripple ratio at any current less than 2 A is:

$$r = 0.387 \times I_{OUT}^{-0.3667}$$
 (19)

Note that this is just a guideline.

The LM2734-Q1 operates at frequencies allowing the use of ceramic output capacitors without compromising transient response. Ceramic capacitors allow higher inductor ripple without significantly increasing output ripple. See *Output Capacitor* for more details on calculating output voltage ripple.

Now that the ripple current or ripple ratio is determined, the inductance is calculated as shown in Equation 20:

$$L = \frac{V_O + V_D}{I_O \times r \times f_S} \times (1-D)$$

where

• f<sub>s</sub> is the switching frequency

When selecting an inductor, make sure that it is capable of supporting the peak output current without saturating. Inductor saturation will result in a sudden reduction in inductance and prevent the regulator from operating correctly. Because of the speed of the internal current limit, it necessary to specify the peak current of the inductor only for the required maximum output current. For example, if the designed maximum output current is 0.5 A and the peak current is 0.7 A, then the inductor should be specified with a saturation current limit of >0.7 A.



There is no need to specify the saturation or peak current of the inductor at the 1.7-A typical switch current limit. The difference in inductor size is a factor of 5. Because of the operating frequency of the LM2734-Q1, ferrite based inductors are preferred to minimize core losses. This presents little restriction because the variety of ferrite based inductors is huge. Lastly, inductors with lower series resistance (DCR) will provide better operating efficiency. For recommended inductors see example circuits.

#### 8.2.1.2.3 Input Capacitor

An input capacitor is necessary to ensure that  $V_{IN}$  does not drop excessively during switching transients. The primary specifications of the input capacitor are capacitance, voltage, RMS current rating, and ESL (Equivalent Series Inductance). The recommended input capacitance is 10  $\mu$ F, although 4.7  $\mu$ F is sufficient for input voltages below 6 V. The input voltage rating is specifically stated by the capacitor manufacturer. Make sure to check any recommended deratings and also verify if there is any significant change in capacitance at the operating input voltage and the operating temperature. The input capacitor maximum RMS input current rating (I<sub>RMS-IN</sub>) must be greater than:

$$I_{RMS-IN} = I_O \times \sqrt{D \times (1-D + \frac{r^2}{12})}$$
 (21)

From Equation 21 from the above equation that maximum RMS capacitor current occurs when D = 0.5. Always calculate the RMS at the point where the duty cycle, D, is closest to 0.5. The ESL of an input capacitor is usually determined by the effective cross sectional area of the current path. A large leaded capacitor will have high ESL and a 0805 ceramic chip capacitor will have very low ESL. At the operating frequencies of the LM2734-Q1 device, certain capacitors may have an ESL so large that the resulting impedance ( $2\pi$ fL) will be higher than that required to provide stable operation. As a result, surface-mount capacitors are strongly recommended. Sanyo POSCAP, Tantalum or Niobium, Panasonic SP or Cornell Dubilier ESR, and multilayer ceramic capacitors (MLCC) are all good choices for both input and output capacitors and have very low ESL. For MLCCs it is recommended to use X7R or X5R dielectrics. Consult the capacitor manufacturer data sheet to see how rated capacitance varies over operating conditions.

#### 8.2.1.2.4 Output Capacitor

The output capacitor is selected based upon the desired output ripple and transient response. The initial current of a load transient is provided mainly by the output capacitor. The output ripple of the converter is:

$$\Delta V_{O} = \Delta i_{L} \times (R_{ESR} + \frac{1}{8 \times f_{S} \times C_{O}})$$
(22)

When using MLCCs, the ESR is typically so low that the capacitive ripple may dominate. When this occurs, the output ripple will be approximately sinusoidal and 90° phase shifted from the switching action. Given the availability and quality of MLCCs and the expected output voltage of designs using the LM2734-Q1 device, there is really no need to review any other capacitor technologies. Another benefit of ceramic capacitors is their ability to bypass high frequency noise. A certain amount of switching edge noise will couple through parasitic capacitances in the inductor to the output. A ceramic capacitor will bypass this noise while a tantalum will not. Because the output capacitor is one of the two external components that control the stability of the regulator control loop, most applications will require a minimum at 10  $\mu$ F of output capacitance. Capacitance can be increased significantly with little detriment to the regulator stability. Like the input capacitor, recommended multilayer ceramic capacitors are X7R or X5R. Again, verify actual capacitance at the desired operating voltage and temperature.

Check the RMS current rating of the capacitor. The RMS current rating of the capacitor chosen must also meet the following condition:

$$I_{\text{RMS-OUT}} = I_0 \times \frac{r}{\sqrt{12}}$$
 (23)

#### 8.2.1.2.5 Catch Diode

The catch diode (D1) conducts during the switch off-time. A Schottky diode is recommended for its fast switching times and low forward voltage drop. The catch diode should be chosen so that its current rating is greater than:

$$I_{D1} = I_O \times (1-D)$$
 (24)



www.ti.com

The reverse breakdown rating of the diode must be at least the maximum input voltage plus appropriate margin. To improve efficiency choose a Schottky diode with a low forward voltage drop.

#### 8.2.1.2.6 Boost Diode

A standard diode such as the 1N4148 type is recommended. For  $V_{BOOST}$  circuits derived from voltages less than 3.3 V, a small-signal Schottky diode is recommended for greater efficiency. A good choice is the BAT54 small signal diode.

#### 8.2.1.2.7 Boost Capacitor

A ceramic 0.01-µF capacitor with a voltage rating of at least 16 V is sufficient. The X7R and X5R MLCCs provide the best performance.

17

#### 8.2.1.2.8 Output Voltage

The output voltage is set using the following equation where R2 is connected between the FB pin and GND, and R1 is connected between  $V_O$  and the FB pin. A good value for R2 is 10 k $\Omega$ .

$$R1 = \left(\frac{V_O}{V_{REF}} - 1\right) \times R2 \tag{25}$$

## 8.2.1.3 Application Curves




Figure 17. Efficiency vs Load Current - L1 = 4.7  $\mu$ H V<sub>OUT</sub> =




Figure 18. Efficiency vs Load Current - L1 = 10  $\mu$ H V<sub>OUT</sub> = 5 V




Figure 19. Efficiency vs Load Current - L1 = 4.7  $\mu$ H V<sub>OUT</sub> = 3.3 V




Figure 20. Efficiency vs Load Current - L1 = 10  $\mu$ H V<sub>OUT</sub> = 3.3 V



www.ti.com

100 90 80 70 **EFFICIENCY** (%) 60 50 40 -V<sub>IN</sub> = 5V 30 20 10 0 <sup>L</sup> 10

Figure 21. Efficiency vs Load Current - L1 = 4.7  $\mu$ H V<sub>OUT</sub> = 1.5 V

100

LOAD CURRENT (mA)

1000




Figure 22. Efficiency vs Load Current - L1 = 10  $\mu$ H V<sub>OUT</sub> = 1.5 V

# 8.2.2 LM2734X (1.6 MHz) $V_{BOOST}$ Derived from $V_{OUT}$ 12 V to 3.3 V /1 A




Figure 23. LM2734X (1.6 MHz)  $V_{BOOST}$  Derived from  $V_{OUT}$  12 V to 3.3 V /1-A Schematic

## 8.2.2.1 Design Requirements

Derive charge for  $V_{BOOST}$  from the output voltage,  $(V_{OUT})$ . The output voltage should be between 2.5 V and 5.5 V.

## 8.2.2.2 Detailed Design Procedure

See Detailed Design Procedure.

Table 2. Bill of Materials for Figure 23

PART ID	PART VALUE	MANUFACTURER	PART NUMBER
U1	1-A Buck Regulator	Texas Instruments	LM2734X
C1, Input Cap	10 μF, 25 V, X7R	TDK	C3225X7R1E106M
C2, Output Cap	22 μF, 6.3 V, X5R	TDK	C3216X5ROJ226M
C3, Boost Cap	0.01 μF, 16 V, X7R	TDK	C1005X7R1C103K
CFF	1000 pF 25 V	TDK	C0603X5R1E102K
D1, Catch Diode	0.34 V <sub>F</sub> Schottky 1 A, 30 VR	Vishay	SS1P3L
D2, Boost Diode	1 V <sub>F</sub> @ 50-mA Diode	Diodes, Inc.	1N4148W
L1	4.7μH, 1.7 A	TDK	VLCF4020T- 4R7N1R2
R1	31.6 kΩ, 1%	Vishay	CRCW06033162F
R2	10 kΩ, 1%	Vishay	CRCW06031002F
R3	100 kΩ, 1%	Vishay	CRCW06031003F

## 8.2.2.3 Application Curves



#### 8.2.3 LM2734X (1.6 MHz) V<sub>BOOST</sub> Derived from V<sub>SHUNT</sub> 18 V to 1.5 V /1 A




Figure 24. LM2734X (1.6 MHz) V<sub>BOOST</sub> Derived from V<sub>SHUNT</sub> 18 V to 1.5 V /1-A Schematic

#### 8.2.3.1 Design Requirements

An alternative method when  $V_{IN}$  is greater than 5.5 V is to place the zener diode D3 in a shunt configuration. A small 350 mW to 500 mW 5.1 V zener in a SOT or SOD package can be used for this purpose. A small ceramic capacitor such as a 6.3 V, 0.1  $\mu$ F capacitor (C4) should be placed in parallel with the zener diode. When the internal NMOS switch turns on, a pulse of current is drawn to charge the internal NMOS gate capacitance. The 0.1  $\mu$ F parallel shunt capacitor ensures that the  $V_{BOOST}$  voltage is maintained during this time.

#### 8.2.3.2 Detailed Design Procedure

See Detailed Design Procedure.

Table 3. Bill of Materials for Figure 24

PART ID	PART VALUE	MANUFACTURER	PART NUMBER					
U1	1-A Buck Regulator	Texas Instruments	LM2734X					
C1, Input Cap	10 μF, 25 V, X7R	TDK	C3225X7R1E106M					
C2, Output Cap	22 μF, 6.3 V, X5R	TDK	C3216X5ROJ226M					
C3, Boost Cap	0.01 μF, 16 V, X7R	TDK	C1005X7R1C103K					
C4, Shunt Cap	0.1 µF, 6.3 V, X5R	TDK	C1005X5R0J104K					
D1, Catch Diode	0.4 V <sub>F</sub> Schottky 1 A, 30 VR	Vishay	SS1P3L					
D2, Boost Diode	1 V <sub>F</sub> @ 50-mA Diode	Diodes, Inc.	1N4148W					
D3, Zener Diode	5.1 V 250 Mw SOT	Vishay	BZX84C5V1					
L1	6.8 μH, 1.6 A,	TDK	SLF7032T-6R8M1R6					
R1	8.87 kΩ, 1%	Vishay	CRCW06038871F					
R2	10.2 kΩ, 1%	Vishay	CRCW06031022F					
R3	100 kΩ, 1%	Vishay	CRCW06031003F					
R4	4.12 kΩ, 1%	Vishay	CRCW06034121F					

#### 8.2.3.3 Application Curves

## 8.2.4 LM2734X (1.6 MHz) V<sub>BOOST</sub> Derived from Series Zener Diode (V<sub>IN</sub>) 15 V to 1.5 V / 1 A




Figure 25. LM2734X (1.6 MHz) V<sub>BOOST</sub> Derived from Series Zener Diode (V<sub>IN</sub>) 15 V to 1.5 V / 1-A Schematic

#### 8.2.4.1 Design Requirements

In applications where both  $V_{IN}$  and  $V_{OUT}$  are greater than 5.5 V, or less than 3 V,  $C_{BOOST}$  cannot be charged directly from these voltages. If  $V_{IN}$  is greater than 5.5 V,  $C_{BOOST}$  can be charged from  $V_{IN}$  minus a zener voltage by placing a zener diode D3 in series with D2. When using a series zener diode from the input, ensure that the regulation of the input supply doesn't create a voltage that falls outside the recommended  $V_{BOOST}$  voltage.

$$(V_{INMAX} - V_{D3}) < 5.5 V \tag{26}$$

$$(V_{INMIN} - V_{D3}) > 1.6 \text{ V}$$
 (27)

#### 8.2.4.2 Detailed Design Procedure

See Detailed Design Procedure.

Table 4. Bill of Materials for Figure 25

PART ID	PART VALUE	MANUFACTURER	PART NUMBER
U1	1-A Buck Regulator	Texas Instruments	LM2734X
C1, Input Cap	10 μF, 25V, X7R	TDK	C3225X7R1E106M
C2, Output Cap	22 μF, 6.3 V, X5R	TDK	C3216X5ROJ226M
C3, Boost Cap	0.01 μF, 16 V, X7R	TDK	C1005X7R1C103K
D1, Catch Diode	0.4 V <sub>F</sub> Schottky 1 A, 30 VR	Vishay	SS1P3L
D2, Boost Diode	1 V <sub>F</sub> @ 50-mA Diode	Diodes, Inc.	1N4148W
D3, Zener Diode	11 V 350 Mw SOT	Diodes, Inc.	BZX84C11T
L1	6.8 μH, 1.6 A,	TDK	SLF7032T-6R8M1R6
R1	8.87 kΩ, 1%	Vishay	CRCW06038871F
R2	10.2 kΩ, 1%	Vishay	CRCW06031022F
R3	100 kΩ, 1%	Vishay	CRCW06031003F

#### 8.2.4.3 Application Curves



# 8.2.5 LM2734X (1.6 MHz) $V_{BOOST}$ Derived from Series Zener Diode ( $V_{OUT}$ ) 15 V to 9 V /1 A




Figure 26. LM2734X (1.6 MHz) V<sub>BOOST</sub> Derived from Series Zener Diode (V<sub>OUT</sub>) 15 V to 9 V /1-A Schematic

#### 8.2.5.1 Design Requirements

In applications where both  $V_{IN}$  and  $V_{OUT}$  are greater than 5.5 V, or less than 3 V,  $C_{BOOST}$  cannot be charged directly from these voltages. If  $V_{IN}$  and  $V_{OUT}$  are greater than 5.5 V,  $C_{BOOST}$  can be charged from  $V_{OUT}$  minus a zener voltage by placing a zener diode D3 in series with D2.

#### 8.2.5.2 Detailed Design Procedure

See Detailed Design Procedure.

Table 5. Bill of Materials for Figure 26

PART ID	PART VALUE	RT VALUE MANUFACTURER PART N	
U1	1-A Buck Regulator	Texas Instruments	LM2734X
C1, Input Cap	10 μF, 25 V, X7R	TDK	C3225X7R1E106M
C2, Output Cap	22 μF, 16 V, X5R	TDK	C3216X5R1C226M
C3, Boost Cap	0.01 μF, 16 V, X7R	TDK	C1005X7R1C103K
D1, Catch Diode	0.4 V <sub>F</sub> Schottky 1 A, 30 VR	Vishay	SS1P3L
D2, Boost Diode	1 V <sub>F</sub> @ 50-mA Diode	Diodes, Inc.	1N4148W
D3, Zener Diode	4.3 V 350-mw SOT	Diodes, Inc.	BZX84C4V3
L1	6.8 μH, 1.6 A,	TDK	SLF7032T-6R8M1R6
R1	102 kΩ, 1%	Vishay	CRCW06031023F
R2	10.2 kΩ, 1%	Vishay	CRCW06031022F
R3	100 kΩ, 1%	Vishay	CRCW06031003F

#### 8.2.5.3 Application Curves

# 8.2.6 LM2734Y (550 kHz) $V_{BOOST}$ Derived from $V_{IN}$ 5 V to 1.5 V / 1 A




Figure 27. LM2734Y (550 kHz)  $V_{BOOST}$  Derived from  $V_{IN}$  5 V to 1.5 V / 1-A Schematic

## 8.2.6.1 Design Requirements

Derive charge for  $V_{BOOST}$  from the input supply ( $V_{IN}$  ).  $V_{BOOST} - V_{SW}$  should not exceed the maximum operating limit of 5.5 V.

#### 8.2.6.2 Detailed Design Procedure

See Detailed Design Procedure.

Table 6. Bill of Materials for Figure 27

PART ID	PART VALUE	MANUFACTURER	PART NUMBER
U1	1-A Buck Regulator	Texas Instruments	LM2734Y
C1, Input Cap	10 μF, 6.3 V, X5R	TDK	C3216X5ROJ106M
C2, Output Cap	22 μF, 6.3 V, X5R	TDK	C3216X5ROJ226M
C3, Boost Cap	0.01 μF, 16 V, X7R	TDK	C1005X7R1C103K
D1, Catch Diode	0.3 V <sub>F</sub> Schottky 1 A, 10 VR	ON Semi	MBRM110L
D2, Boost Diode	1 V <sub>F</sub> @ 50-mA Diode	Diodes, Inc.	1N4148W
L1	10 μH, 1.6 A,	TDK	SLF7032T-100M1R4
R1	8.87 kΩ, 1%	Vishay	CRCW06038871F
R2	10.2 kΩ, 1%	Vishay	CRCW06031022F
R3	100 kΩ, 1%	Vishay	CRCW06031003F

## 8.2.6.3 Application Curves

Instruments

# 8.2.7 LM2734Y (550 kHz) $V_{BOOST}$ Derived from $V_{OUT}$ 12 V to 3.3 V / 1 A




Figure 28. LM2734Y (550 kHz)  $V_{BOOST}$  Derived from  $V_{OUT}$  12 V to 3.3 V / 1 A Schematic

# 8.2.7.1 Design Requirements

Derive charge for  $V_{BOOST}$  from the output voltage, ( $V_{OUT}$ ). The output voltage should be between 2.5 V and 5.5 V.

## 8.2.7.2 Detailed Design Procedure

See Detailed Design Procedure.

Table 7. Bill of Materials for Figure 28

PART ID	PART VALUE	MANUFACTURER	PART NUMBER
U1	1-A Buck Regulator	Texas Instruments	LM2734Y
C1, Input Cap	10 μF, 25 V, X7R	TDK	C3225X7R1E106M
C2, Output Cap	22 μF, 6.3 V, X5R	TDK C3216X5ROJ226	
C3, Boost Cap	0.01 μF, 16 V, X7R	TDK	C1005X7R1C103K
D1, Catch Diode	0.34 V <sub>F</sub> Schottky 1 A, 30VR	Vishay	SS1P3L
D2, Boost Diode	0.6 V <sub>F</sub> @ 30-mA Diode	Vishay	BAT17
L1	10 μH, 1.6 A	TDK	SLF7032T-100M1R4
R1	31.6 kΩ, 1%	Vishay	CRCW06033162F
R2	10.0 kΩ, 1%	Vishay	CRCW06031002F
R3	100 kΩ, 1%	Vishay	CRCW06031003F

# 8.2.7.3 Application Curves

#### 8.2.8 LM2734Y (550 kHz) V<sub>BOOST</sub> Derived from V<sub>SHUNT</sub> 18 V to 1.5 V / 1 A




Figure 29. LM2734Y (550 kHz)  $V_{BOOST}$  Derived from  $V_{SHUNT}$  18 V to 1.5 V / 1-A

#### 8.2.8.1 Design Requirements

An alternative method when  $V_{IN}$  is greater than 5.5 V is to place the zener diode D3 in a shunt configuration. A small 350 mW to 500 mW 5.1 V zener in a SOT or SOD package can be used for this purpose. A small ceramic capacitor such as a 6.3 V, 0.1  $\mu$ F capacitor (C4) should be placed in parallel with the zener diode. When the internal NMOS switch turns on, a pulse of current is drawn to charge the internal NMOS gate capacitance. The 0.1  $\mu$ F parallel shunt capacitor ensures that the  $V_{BOOST}$  voltage is maintained during this time.

#### 8.2.8.2 Detailed Design Procedure

See Detailed Design Procedure.

Table 8. Bill of Materials for Figure 29

PART ID	PART VALUE	MANUFACTURER	PART NUMBER					
U1	1-A Buck Regulator	Texas Instruments	LM2734Y					
C1, Input Cap	10 μF, 25 V, X7R	TDK	C3225X7R1E106M					
C2, Output Cap	22 μF, 6.3 V, X5R	TDK	C3216X5ROJ226M					
C3, Boost Cap	0.01 μF, 16 V, X7R	TDK	C1005X7R1C103K					
C4, Shunt Cap	0.1 μF, 6.3 V, X5R	TDK	C1005X5R0J104K					
D1, Catch Diode	0.4 V <sub>F</sub> Schottky 1 A, 30VR	Vishay	SS1P3L					
D2, Boost Diode	1 V <sub>F</sub> @ 50-mA Diode	Diodes, Inc.	1N4148W					
D3, Zener Diode	5.1 V 250 Mw SOT	Vishay	BZX84C5V1					
L1	15 μH, 1.5 A	TDK	SLF7045T-150M1R5					
R1	8.87 kΩ, 1%	Vishay	CRCW06038871F					
R2	10.2 kΩ, 1%	Vishay	CRCW06031022F					
R3	100 kΩ, 1%	Vishay	CRCW06031003F					
R4	4.12 kΩ, 1%	Vishay	CRCW06034121F					

# 8.2.8.3 Application Curves



## 8.2.9 LM2734Y (550 kHz) $V_{BOOST}$ Derived from Series Zener Diode ( $V_{IN}$ ) 15 V to 1.5 V / 1 A




Figure 30. LM2734Y (550 kHz) V<sub>BOOST</sub> Derived from Series Zener Diode (V<sub>IN</sub>) 15 V to 1.5 V / 1-A Schematic

#### 8.2.9.1 Design Requirements

In applications where both  $V_{IN}$  and  $V_{OUT}$  are greater than 5.5 V, or less than 3 V,  $C_{BOOST}$  cannot be charged directly from these voltages. If  $V_{IN}$  is greater than 5.5 V,  $C_{BOOST}$  can be charged from  $V_{IN}$  minus a zener voltage by placing a zener diode D3 in series with D2. When using a series zener diode from the input, ensure that the regulation of the input supply doesn't create a voltage that falls outside the recommended  $V_{BOOST}$  voltage.

$$(V_{INMAX} - V_{D3}) < 5.5 V \tag{28}$$

$$(V_{\text{INMIN}} - V_{\text{D3}}) > 1.6 \text{ V} \tag{29}$$

#### 8.2.9.2 Detailed Design Procedure

See Detailed Design Procedure.

Table 9. Bill of Materials for Figure 30

PART ID	PART VALUE	MANUFACTURER PART NUMB	
U1	1-A Buck Regulator	Texas Instruments	LM2734Y
C1, Input Cap	10 μF, 25 V, X7R	TDK	C3225X7R1E106M
C2, Output Cap	22 μF, 6.3 V, X5R	TDK	C3216X5ROJ226M
C3, Boost Cap	0.01 μF, 16 V, X7R	TDK C1005X7R1C103	
D1, Catch Diode	0.4 V <sub>F</sub> Schottky 1 A, 30 VR	Vishay	SS1P3L
D2, Boost Diode	1 V <sub>F</sub> @ 50-mA Diode	Diodes, Inc.	1N4148W
D3, Zener Diode	11 V 350 Mw SOT	Diodes, Inc.	BZX84C11T
L1	15 μH, 1.5 A,	TDK	SLF7045T-150M1R5
R1	8.87 kΩ, 1%	Vishay	CRCW06038871F
R2	10.2 kΩ, 1%	Vishay	CRCW06031022F
R3	100 kΩ, 1%	Vishay	CRCW06031003F

#### 8.2.9.3 Application Curves

## 8.2.10 LM2734Y (550 kHz) V<sub>BOOST</sub> Derived from Series Zener Diode (V<sub>OUT</sub>) 15 V to 9 V / 1 A




Figure 31. LM2734Y (550 kHz)  $V_{BOOST}$  Derived from Series Zener Diode ( $V_{OUT}$ ) 15 V to 9 V / 1-A

#### 8.2.10.1 Design Requirements

In applications where both  $V_{IN}$  and  $V_{OUT}$  are greater than 5.5 V, or less than 3 V,  $C_{BOOST}$  cannot be charged directly from these voltages. If  $V_{IN}$  and  $V_{OUT}$  are greater than 5.5 V,  $C_{BOOST}$  can be charged from  $V_{OUT}$  minus a zener voltage by placing a zener diode D3 in series with D2.

#### 8.2.10.2 Detailed Design Procedure

See Detailed Design Procedure.

Table 10. Bill of Materials for Figure 31

PART ID	PART VALUE	MANUFACTURER	PART NUMBER
U1	1-A Buck Regulator	Texas Instruments	LM2734Y
C1, Input Cap	10 μF, 25 V, X7R	TDK	C3225X7R1E106M
C2, Output Cap	22 μF, 16 V, X5R	TDK	C3216X5R1C226M
C3, Boost Cap	0.0 1 μF, 16 V, X7R	TDK	C1005X7R1C103K
D1, Catch Diode	0.4 V <sub>F</sub> Schottky 1 A, 30 VR	Vishay	SS1P3L
D2, Boost Diode	1 V <sub>F</sub> @ 50-mA Diode	Diodes, Inc.	1N4148W
D3, Zener Diode	4.3 V 350 Mw SOT	Diodes, Inc.	BZX84C4V3
L1	22 μH, 1.4 A,	TDK	SLF7045T-220M1R3-1PF
R1	102 kΩ, 1%	Vishay	CRCW06031023F
R2	10.2kΩ, 1%	Vishay	CRCW06031022F
R3	100kΩ, 1%	Vishay	CRCW06031003F

#### 8.2.10.3 Application Curves

JAJSG85-SEPTEMBER 2018 www.ti.com

# 9 Power Supply Recommendations

Input voltage is rated as 3 V to 18 V; however, care must be taken in certain circuit configurations (for example,  $V_{BOOST}$  derived from  $V_{IN}$  where the requirement that  $V_{BOOST} - V_{SW} < 5.5$  V should be observed) Also, for best efficiency V<sub>BOOST</sub> should be at least 2.5-V above V<sub>SW</sub>.

The voltage on the Enable pin should not exceed VIN by more than 0.3 V.

# 10 Layout

#### 10.1 Layout Guidelines

When planning layout there are a few things to consider when trying to achieve a clean, regulated output. The most important consideration when completing the layout is the close coupling of the GND connections of the CIN capacitor and the catch diode D1. These ground ends should be close to one another and be connected to the GND plane with at least two through-holes. Place these components as close to the IC as possible. Next in importance is the location of the GND connection of the C<sub>OUT</sub> capacitor, which should be near the GND connections of C<sub>IN</sub> and D1.

There should be a continuous ground plane on the bottom layer of a two-layer board except under the switching node island.

The FB pin is a high-impedance node — take care to make the FB trace short to avoid noise pickup and inaccurate regulation. The feedback resistors should be placed as close as possible to the IC, with the GND of R2 placed as close as possible to the GND of the IC. The V<sub>OUT</sub> trace to R1 should be routed away from the inductor and any other traces that are switching.

High AC currents flow through the  $V_{IN}$ , SW and  $V_{OUT}$  traces, so they should be as short and wide as possible. However, making the traces wide increases radiated noise, so the designer must make this trade-off. Radiated noise can be decreased by choosing a shielded inductor.

The remaining components should also be placed as close as possible to the IC. See Application Note AN-1229 (SNVA054) for further considerations and the LM2734-Q1 demo board as an example of a four-layer layout.



# 10.2 Layout Example




Figure 32. Top Layer




Figure 33. Layout Schematic

JAJSG85 - SEPTEMBER 2018 www.tij.co.jp

# 11 デバイスおよびドキュメントのサポート

#### 11.1 開発サポート

#### 11.1.1 WEBENCH®ツールによるカスタム設計

ここをクリックすると、WEBENCH® Power Designerにより、LM2734-Q1デバイスを使用するカスタム設計を作成できま す。

- 1. 最初に、入力電圧(V<sub>IN</sub>)、出力電圧(V<sub>OUT</sub>)、出力電流(I<sub>OUT</sub>)の要件を入力します。
- 2. オプティマイザのダイヤルを使用して、効率、占有面積、コストなどの主要なパラメータについて設計を最適化します。
- 3. 生成された設計を、テキサス・インスツルメンツが提供する他の方式と比較します。

WEBENCH Power Designerでは、カスタマイズされた回路図と部品リストを、リアルタイムの価格と部品の在庫情報と併せ て参照できます。

通常、次の操作を実行可能です。

- 電気的なシミュレーションを実行し、重要な波形と回路の性能を確認する。
- 熱シミュレーションを実行し、基板の熱特性を把握する。
- カスタマイズされた回路図やレイアウトを、一般的なCADフォーマットで出力する。
- 設計のレポートをPDFで印刷し、設計を共有する。

WEBENCHツールの詳細は、www.ti.com/WEBENCHでご覧になれます。

#### 11.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通 知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の 詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

## 11.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™オンライン・コミュニティ TIのE2E (Engineer-to-Engineer) コミュニティ。エンジニア間の共同作 業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有 し、アイディアを検討して、問題解決に役立てることができます。

設計サポート TIの設計サポート 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることが できます。技術サポート用の連絡先情報も参照できます。

# 11.4 デベロッパー・ネットワークの製品に関する免責事項

デベロッパー・ネットワークの製品またはサービスに関するTIの出版物は、単独またはTIの製品、サービスと一緒に提供さ れる場合に関係なく、デベロッパー・ネットワークの製品またはサービスの適合性に関する是認、デベロッパー・ネットワーク の製品またはサービスの是認の表明を意味するものではありません。

#### 11.5 商標

E2E is a trademark of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

# 11.6 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内 蔵しています。保存時または取り扱い時は、MOSゲートに対す ろ静電破壊を防 止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

## 11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

www.ti.com

10-Nov-2025

#### **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
LM2734XQMK/NOPB	Active	Production	SOT-23- THIN (DDC)   6	1000   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	SUKB
LM2734XQMK/NOPB.A	Active	Production	SOT-23- THIN (DDC)   6	1000   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	SUKB
LM2734XQMKE/NOPB	Active	Production	SOT-23- THIN (DDC)   6	250   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	SUKB
LM2734XQMKE/NOPB.A	Active	Production	SOT-23- THIN (DDC)   6	250   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	SUKB
LM2734XQMKX/NOPB	Active	Production	SOT-23- THIN (DDC)   6	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	SUKB
LM2734XQMKX/NOPB.A	Active	Production	SOT-23- THIN (DDC)   6	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	SUKB
LM2734YQMK/NOPB	Active	Production	SOT-23- THIN (DDC)   6	1000   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	SVCB
LM2734YQMK/NOPB.A	Active	Production	SOT-23- THIN (DDC)   6	1000   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	SVCB
LM2734YQMKE/NOPB	Active	Production	SOT-23- THIN (DDC)   6	250   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	SVCB
LM2734YQMKE/NOPB.A	Active	Production	SOT-23- THIN (DDC)   6	250   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	SVCB
LM2734YQMKX/NOPB	Active	Production	SOT-23- THIN (DDC)   6	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	SVCB
LM2734YQMKX/NOPB.A	Active	Production	SOT-23- THIN (DDC)   6	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	SVCB

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

# PACKAGE OPTION ADDENDUM

www.ti.com 10-Nov-2025

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF LM2734-Q1:

Catalog: LM2734

NOTE: Qualified Version Definitions:


Catalog - TI's standard catalog product

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Sep-2025


## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM2734XQMK/NOPB	SOT-23- THIN	DDC	6	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM2734XQMKE/NOPB	SOT-23- THIN	DDC	6	250	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM2734XQMKX/NOPB	SOT-23- THIN	DDC	6	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM2734YQMK/NOPB	SOT-23- THIN	DDC	6	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM2734YQMKE/NOPB	SOT-23- THIN	DDC	6	250	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM2734YQMKX/NOPB	SOT-23- THIN	DDC	6	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3



www.ti.com 5-Sep-2025




## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM2734XQMK/NOPB	SOT-23-THIN	DDC	6	1000	210.0	185.0	35.0
LM2734XQMKE/NOPB	SOT-23-THIN	DDC	6	250	210.0	185.0	35.0
LM2734XQMKX/NOPB	SOT-23-THIN	DDC	6	3000	210.0	185.0	35.0
LM2734YQMK/NOPB	SOT-23-THIN	DDC	6	1000	210.0	185.0	35.0
LM2734YQMKE/NOPB	SOT-23-THIN	DDC	6	250	210.0	185.0	35.0
LM2734YQMKX/NOPB	SOT-23-THIN	DDC	6	3000	210.0	185.0	35.0



SMALL OUTLINE TRANSISTOR




## NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC MO-193.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

  7. Board assembly site may have different recommendations for stencil design.



## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日: 2025 年 10 月