







LP5867

JAJSTC8A - FEBRUARY 2024 - REVISED APRIL 2024

# LP5867 7×6 LED マトリクス ドライバ、8 ビット アナログおよび 8/16 ビット PWM 調光付き

### 1 特長

- LED マトリクスのトポロジ:
  - 42 の LED ドットに対する 7 のスキャン スイッチを 備えた6個の定電流シンク
  - 1~7 に構成できるスキャン スイッチ
- 動作電圧範囲:
  - V<sub>CC</sub>/V<sub>LFD</sub> 範囲:2.7V~5.5V
  - 1.8V、3.3V、5V 互換のロジックピン
- 6 個の高精度定電流シンク:
  - = 電流シンクあたり 0.1mA-50mA (V<sub>CC</sub> ≥ 3.3V)
  - デバイス間誤差:チャネル電流 = 50mA のとき
  - チャネル間誤差:チャネル電流 = 50mA のとき ±3%
  - 位相シフトによる過渡電力の平衡化
- 極めて低い消費電力:
  - シャットダウン モード: I<sub>CC</sub> ≦ 1µA (EN = Low 時)
  - スタンバイ モード: I<sub>CC</sub> ≦ 10μA (EN = High かつ CHIP\_EN = 0 (データ保持) 時)
  - アクティブ モード:I<sub>CC</sub> = 4.2mA (標準値)、チャネ ル電流 = 5mA
- 柔軟な調光オプション:
  - 各 LED ドットを個別にオン / オフ制御
  - アナログ調光法 (電流ゲイン制御)
    - すべての LED ドットに対するグローバル 7ステ ップ最大電流 (MC) 設定
    - 3 グループの 7 ビット カラー電流 (CC) RGB 設定
    - 各 LED ドットに対する個別の 8 ビットドット電 流 (DC) 設定
  - 可聴ノイズが発生しない周波数を使った PWM 調
    - すべての LED ドットに対するグローバル 8 ビッ トPWM 調光法
    - LED ドットを任意に割り当てるための 3 つのプ ログラム可能な8ビットPWM調光法グループ
    - 各 LED ドットに対する個別の 8 ビットまたは 16 ビット PWM 調光法
- データ通信量を最小限に抑えるための完全にアドレス 指定可能な SRAM
- 個別の LED ドット開放 / 短絡検出
- ゴースト除去および低輝度補償機能
- インターフェイス オプション
  - 1MHz (最大値) の I<sup>2</sup>C インターフェイス (IFS = Low 時)

12MHz (最大値) の SPI インターフェイス (IFS = High 時)

## 2 アプリケーション

- LED アニメーションおよび表示:
  - 携帯電子機器
  - ウェアラブル
  - モノのインターネット (IoT)

### 3 概要

電子機器がスマート化するにつれて、アニメーションと表 示のためにより多くの LED を使う必要性が高まっており、 小さなソリューション サイズでユーザー体験を向上させる 高性能 LED マトリクスドライバが求められています。

LP5867 は、高性能の LED マトリクス ドライバです。 本デ バイスは N×6の LED ドットまたは N×2の RGB LED をサポートするための N 個 (N = 7) のスイッチング MOSFET を備えた 6 個の定電流シンクを内蔵していま す。LP5867 は、最大 42 の LED ドットまたは 14 の RGB LED のための 7 の MOSFET を内蔵しています。

LP5867 はアナログ調光法と PWM 調光法の両方をサポ ートしています。アナログ調光法の場合、各 LED ドットを 256 ステップで調整できます。 PWM 調光法の場合、内蔵 の 8 ビットまたは 16 ビット構成可能 PWM ジェネレータ が、滑らかで可聴ノイズの発生しない調光制御を実現しま す。各 LED ドットを 8 ビット グループ PWM に任意に割り 当てることで、調光制御をまとめて行うこともできます。


LP5867 デバイスは、データ通信量を最小限に抑えるた めに、完全にアドレス指定可能な SRAM を実装していま す。上側と下側のゴーストを除去するため、ゴーストキャン セル回路を内蔵しています。LP5867 は LED 開放 / 短絡 検出機能もサポートしています。LP5867 では、1MHz (最 大値) の I<sup>2</sup>C と 12MHz (最大値) の SPI が使用できま

#### パッケージ情報

部品番号	パッケージ <sup>(1)</sup>	本体サイズ (公称)
LP5867	YBH (DSBGA, 24)	2.55mm × 1.80mm

利用可能なすべてのパッケージについては、データシートの末尾 にある注文情報を参照してください。





概略回路図



## **Table of Contents**

4	特長	
	アプリケーション	
3	概要	1
4	Device Comparison	4
5	Pin Configuration and Functions	5
6	Specifications	6
	6.1 Absolute Maximum Ratings	
	6.2 ESD Ratings	. 6
	6.3 Recommended Operating Conditions	6
	6.4 Thermal Information	6
	6.5 Electrical Characteristics	
	6.6 Timing Requirements	8
	6.7 Typical Characteristics	11
7	Detailed Description	
	7.1 Overview	13
	7.2 Functional Block Diagram	13
	7.3 Feature Description	14
	7.4 Device Functional Modes	

7.5 Programming	26
7.6 Register Maps	
8 Register Maps	
9 Application and Implementation	
9.1 Application Information	
9.2 Typical Application	
9.3 Power Supply Recommendations	
9.4 Layout	
10 Device and Documentation Support	
10.1ドキュメントの更新通知を受け取る方法	
10.2 サポート・リソース	
10.3 Trademarks	
10.4 静電気放電に関する注意事項	
10.5 用語集	
11 Revision History	
12 Mechanical, Packaging, and Orderable	
Information	65



## **4 Device Comparison**

PART NUMBER	MATERIAL	LED DOT NUMBER	MAX CURRENT PER CS	PACKAGE <sup>(2)</sup>	SOFTWARE COMPATIBLE
LP5861T	LP5861TRSMR	18 × 1 = 18	125mA	VQFN-32	
LP30011	LP5861TMRSMR <sup>(1)</sup>	10 * 1 = 10	125111A	VQFIN-32	
LP5866T	LP5866TRKPR	18 × 6 = 108			
LF36001	LP5866TMRKPR <sup>(1)</sup>	10 ^ 0 - 100			
LP5868T	LP5868TRKPR	18 × 8 = 144	100mA	VQFN-40	
LF30001	LP5868TMRKPR <sup>(1)</sup>	10 ^ 0 - 144	TOOTIA	VQFN-40	
LP5860T	LP5860TRKPR	18 × 11 = 198			
LP30001	LP5860TMRKPR <sup>(1)</sup>	10 × 11 = 190			
LP5861	LP5861RSMR	18 × 1 = 18		VQFN-32	
I DE062	LP5861 LP5861RSMR 18 × 1 = 18 VQFN-32 VQFN-32 LP5862RSMR 18 × 2 = 36 TSSOP-38	Yes			
LF3602		TSSOP-38	res		
LP5864	LP5864RSMR	18 × 4 = 72 VOFN-32		TSSOP-38  VQFN-32	
LF3004	LP5864MRSMR <sup>(1)</sup>	10 ^ 4 - 72		VQFIN-32	
	LP5866RKPR		50mA	VQFN-40	
LP5866	LP5866DBTR	18 × 6 = 108	SomA	TSSOP-38	
LP5866MDBTR <sup>(1)</sup> LP5867 LP5867YBHR 6 × 7 = 42				1550P-30	
		6 × 7 = 42	1	WCSP-24	
LP5868	LP5868RKPR	18 × 8 = 144	]	VQFN-40	
I DESCO	LP5860RKPR	18 × 11 = 198	]	VOEN 40	
LP5860	LP5860MRKPR <sup>(1)</sup>	10 * 11 - 190		VQFN-40	

Extended Temperature devices, supporting –55°C to approximately 125°C operating ambient temperature. The same packages are hardware compatible.



## **5 Pin Configuration and Functions**




図 5-1. LP5867 YBH Package 24-Pin WCSP Top View

表 5-1. Pin Functions

	PIN	I/O	DESCRIPTION	
NO.	NAME	"0	DESCRIPTION	
C2	CSR0	0	Current sink 0. If not used, this pin must be floating.	
B2	CSG0	0	Current sink 1. If not used, this pin must be floating.	
В3	CSB0	0	Current sink 2. If not used, this pin must be floating.	
B5	CSR1	0	Current sink 3. If not used, this pin must be floating.	
C5	CSG1	0	Current sink 4. If not used, this pin must be floating.	
C4	CSB1	0	Current sink 5. If not used, this pin must be floating.	
A1	SW0	0	High-side PMOS switch output for scan line 0. If not used, this pin must be floating.	
A2	SW1	0	High-side PMOS switch output for scan line 1. If not used, this pin must be floating.	
A3	SW2	0	High-side PMOS switch output for scan line 2. If not used, this pin must be floating.	
A4	SW3	0	High-side PMOS switch output for scan line 3. If not used, this pin must be floating.	
A5	SW4	0	High-side PMOS switch output for scan line 4. If not used, this pin must be floating.	
A6	SW5	0	High-side PMOS switch output for scan line 5. If not used, this pin must be floating.	
B6	SW6	0	High-side PMOS switch output for scan line 6. If not used, this pin must be floating.	
B1	VLED	Power	Power input for high-side switches.	
B4	GND	Ground	Must be connected to common ground plane.	
D2	VCAP	0	Internal LDO output. An 1µF capacitor must be connected between this pin with GND. Place the capacitor as close to the device as possible.	
C3	IFS	Ţ	Interface type select. I <sup>2</sup> C is selected when IFS is low. SPI is selected when IFS is high. A resistor must be connected between VIO and this pin.	
C6	VSYNC	1	External synchronize signal for display mode 2 and mode 3.	
D6	SCL/SCLK	1	I <sup>2</sup> C clock input or SPI clock input. Pull up to VIO when configured as I <sup>2</sup> C.	
D5	SDA/MOSI	I/O	I <sup>2</sup> C data input or SPI leader output follower input. Pull up to VIO when configured as I <sup>2</sup> C.	
D4	ADDR0/MISO	I/O	I <sup>2</sup> C address select 0 or SPI leader input follower output.	
D3	ADDR1/SS	I	I <sup>2</sup> C address select 1 or SPI follower select.	
D1	VIO/EN	Power,I	Power supply for digital circuits and chip enable. An 1nF capacitor must be connected between this pin with GND and be placed as close to the device as possible.	
C1	vcc	Power	Power supply for device. A $1\mu F$ capacitor must be connected between this pin with GND and be placed as close to the device as possible.	



### 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Voltage on V <sub>CC</sub> / V <sub>LED</sub> / VIO / EN / CS / SW / SDA / SCL / SCLK / MOSI / MISO / SS / ADDR0 / ADDR1 / VSYNC / IFS		-0.3	6	V
Voltage on VCAP		-0.3	2	V
$T_J$	Junction temperature	-55	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

### 6.2 ESD Ratings

			VALUE	UNIT
V	Floatroatatia diagharma	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±3000	\/
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per ANSI/ESDA/ JEDEC JS-002, all pins <sup>(2)</sup>	±1000	V

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

### **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
Input voltage on V <sub>CC</sub>	Supply voltage	2.7	5.5	V
Input voltage on V <sub>LED</sub>	LED supply voltage	2.7	5.5	V
Input voltage on VIO_EN		1.65	5.5	V
Voltage on SDA / SCL / SCLK / MOSI / MISO / SS / ADDRx / VSYNC / IFS			VIO	V
T <sub>A</sub>	Operating ambient temperature	-40	85	°C
T <sub>A</sub>	Operating ambient temperature - LP5860TMRKPR, LP5866TMRKPR and LP5868TMRKPR	-55	125	°C

### **6.4 Thermal Information**

		LP5867	
	THERMAL METRIC	YBH (DSBGA)	UNIT
		24 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	65.6	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	0.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	15.5	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.1	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	15.3	°C/W

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated



#### **6.5 Electrical Characteristics**

VCC = 3.3V, VLED = 3.8V, VIO = 1.8V and TA =  $-40^{\circ}$ C to +85°C (TA =  $-55^{\circ}$ C to +125°C for LP5860MRKPR, LP5864MRKPR, and LP5866MDBTR): Typical values are at TA = 25°C (unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power supplies   V <sub>CC</sub>						
V <sub>CC</sub>	Device supply voltage		2.7		5.5	V
V <sub>UVR</sub>	Undervoltage restart	V <sub>CC</sub> rising, Test mode			2.5	V
V <sub>UVF</sub>	Undervoltage shutdown	V <sub>CC</sub> falling, Test mode	1.9			V
	Undervoltage shutdown hysteresis			0.3		V
		V <sub>CC</sub> = 2.7V to 5.5V		1.78		V
	Shutdown supply current I <sub>SHUTDOWN</sub>	measure the total current from V <sub>CC</sub> and		0.2	1	μA
I <sub>CC</sub>	Standby supply current I <sub>STANDBY</sub>	$V_{EN}$ = 3.3V, CHIP_EN = 0 (bit), measure the total current from $V_{CC}$ and $V_{LED}$		7	10	μΑ
	Active mode supply current I <sub>NORMAL</sub>	channels I <sub>OUT</sub> = 5mA (MC = 1, CC = 127,		4.2	6	mA
$V_{LED}$	LED supply voltage		2.7		5.5	V
$\overline{V_{VIO}}$	VIO supply voltage		1.65		5.5	V
-	VIO supply current	Interface idle			5	μA
	tages					
	Constant current sink output range	2.7 <= V <sub>CC</sub> < 3.3V, PWM = 100%	0.1		40	mA
cs		V <sub>CC</sub> ≥ 3.3V PWM = 100%	0.1		50	mA
I <sub>LKG</sub>		channels off, up_deghost = 0, V <sub>CS</sub> =5V		0.01	1	μΑ
			-5		5	%
			-5		5	%
I <sub>ERR_DD</sub>		MC = 2 CC = 127 DC = 255 PWM =	-3.5		3.5	%
			-3		3	%
		MC = 7 CC = 127 DC = 255 PWM =	-3		3	%
			-5		5	%
		All channels ON. Current set to 1mA. MC = 2 CC = 127 DC = 25 PWM = 100%	-5		5	%
ERR_CC	Channel to channel current error, I <sub>ERR_CC</sub> = (I <sub>OUTX</sub> -I <sub>AVE</sub> )/I <sub>AVE</sub> ×100%	All channels ON. Current set to 10mA.  MC = 2 CC = 127 DC = 255 PWM = 100%	-3.5		3.5	%
		All channels ON. Current set to 25mA. MC = 7 CC = 64 DC = 255 PWM = 100%	-3		3	%
		All channels ON. Current set to 50mA.  MC = 7 CC = 127 DC = 255 PWM = 100%	-3		3	%
F	LED DWM fraguency	PWM_Fre = 1, PWM = 100%		62.5		KHz
f <sub>PWM</sub>	LED PWM frequency	PWM_Fre = 0, PWM = 100%		125		KHz



VCC = 3.3V, VLED = 3.8V, VIO = 1.8V and TA =  $-40^{\circ}$ C to +85°C (TA =  $-55^{\circ}$ C to +125°C for LP5860MRKPR, LP5864MRKPR, and LP5866MDBTR); Typical values are at TA = 25°C (unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		I <sub>OUT</sub> = 50mA, decreasing output voltage, when the LED current has dropped 5%			0.45	V
$V_{SAT}$	Output saturation voltage	I <sub>OUT</sub> = 30mA, decreasing output voltage, when the LED current has dropped 5%			0.4	V
		I <sub>OUT</sub> = 10mA, decreasing output voltage, when the LED current has dropped 5%			0.35	V
		V <sub>LED</sub> = 2.7V, I <sub>SW</sub> = 200mA		450	750	mΩ
		V <sub>LED</sub> = 2.7V, I <sub>SW</sub> = 200mA, LP5860MRKPR and LP5864MRSMR		450	570	mΩ
		V <sub>LED</sub> = 3.8V, I <sub>SW</sub> = 200mA		380	650	mΩ
$R_{SW}$	High-side PMOS ON resistance	V <sub>LED</sub> = 3.8V, I <sub>SW</sub> = 200mA, LP5860MRKPR and LP5864MRSMR		380	520	mΩ
		V <sub>LED</sub> = 5V, I <sub>SW</sub> = 200mA		310	600	mΩ
		$V_{LED}$ = 5V, $I_{SW}$ = 200mA, LP5860MRKPR and LP5864MRSMR		310	490	mΩ
Logic Inte	erfaces					
V <sub>LOGIC_IL</sub>	Low-level input voltage, SDA, SCL, SCLK, MOSI, SS, ADDRx, VSYNC, IFS			0.	.3 x VIO	V
V <sub>LOGIC_IH</sub>	High-level input voltage, SDA, SCL, SCLK, MOSI, SS, ADDRx, VSYNC, IFS		0.7 x VIO			V
V <sub>EN_IL</sub>	Low-level input voltage of EN				0.4	V
V <sub>EN_IH</sub>	High-level input voltage of EN	When V <sub>CAP</sub> powered up	1.4			V
I <sub>LOGIC_I</sub>	Input current, SDA, SCL, SCLK, MOSI, SS, ADDRx		-1		1	μΑ
V <sub>LOGIC_O</sub>	Low-level output voltage, SDA, MISO	I <sub>PULLUP</sub> = 3mA			0.4	V
V <sub>LOGIC_O</sub> H	High-level output voltage, MISO	I <sub>PULLUP</sub> = -3mA	0.7 x VIO			V
Protectio	n Circuits					
V <sub>LOD_TH</sub>	Thershold for channel open detection			0.25		V
V <sub>LSD_TH</sub>	Thershold for channel short detection		,	V <sub>LED</sub> – 1		V
T <sub>TSD</sub>	Thermal-shutdown junction temperature			150		°C
T <sub>HYS</sub>	Thermal shutdown temperature hysteresis			15		°C
		-	•			

### 6.6 Timing Requirements

		MIN	NOM	MAX	UNIT
MISC. Tim	ming Requirements			'	
fosc	Internal oscillator frequency		31.2		MHz
fosc_err	Device to device oscillator frequency error	-3%		3%	
t <sub>POR_H</sub>	Wait time from UVLO disactive to device NORMAL			500	μs
t <sub>CHIP_EN</sub>	Wait time from setting Chip_EN (Register) =1 to device NORMAL			100	μs
t <sub>RISE</sub>	LED output rise time		10		ns
t <sub>FALL</sub>	LED output fall time		15		ns
t <sub>VSYNC_H</sub>	The minimum high-level pulse width of VSYNC	200			μs
SPI timing	requirements				
f <sub>SCLK</sub>	SPI Clock frequency			12	MHz

Copyright © 2024 Texas Instruments Incorporated

8

Product Folder Links: LP5867



		MIN	NOM MAX	UNIT
1	Cycle time	83.3		ns
2	SS active lead-time	50		ns
3	SS active leg time	50		ns
4	SS inactive time	50		ns
5	SCLK low time	36		ns
6	SCLK high time	36		ns
7	MOSI set-up time	20		ns
8	MOSI hold time	20		ns
9	MISO disable time		30	ns
10	MISO data valid time		35	ns
C <sub>b</sub>	Bus capacitance	5	40	pF
I <sup>2</sup> C fast	mode timing requirements	<u>'</u>	,	
f <sub>SCL</sub>	I <sup>2</sup> C clock frequency	0	400	KHz
1	Hold time (repeated) START condition	600		ns
2	Clock low time	1300		ns
3	Clock high time	600		ns
4	Setup time for a repeated START condition	600		ns
5	Data hold time	0		ns
6	Data setup time	100		ns
7	Rise time of SDA and SCL		300	ns
8	Fall time of SDA and SCL		300	ns
9	Setup time for STOP condition	600		ns
10	Bus free time between a STOP and a START condition	1.3		μs
I <sup>2</sup> C fast	mode plus timing requirements	<u>'</u>	,	
f <sub>SCL</sub>	I <sup>2</sup> C clock frequency	0	1000	KHz
1	Hold time (repeated) START condition	260		ns
2	Clock low time	500		ns
3	Clock high time	260		ns
4	Setup time for a repeated START condition	260		ns
5	Data hold time	0		ns
6	Data setup time	50		ns
7	Rise time of SDA and SCL		120	ns
8	Fall time of SDA and SCL		120	ns
9	Setup time for STOP condition	260		ns
10	Bus free time between a STOP and a START condition	0.5		μs






図 6-1. SPI Timing Parameters





図 6-2. I<sup>2</sup>C Timing Parameters

### 6.7 Typical Characteristics


Unless specified otherwise, typical characteristics apply over the full ambient temperature range ( $-55^{\circ}C < T_A < +125^{\circ}C$  for LP5867MRKPR, LP5864MRSMR, and LP5866MDBTR while  $-40^{\circ}C < T_A < +85^{\circ}C$  for the other devices),  $V_{CC} = 3.3V$ ,  $V_{IO} = 3.3V$ ,  $V_{LED} = 5V$ ,  $I_{LED\ Peak} = 50$ mA,  $C_{VLED} = 1\mu$ F,  $C_{VCC} = 1\mu$ F.






### 6.7 Typical Characteristics (continued)

Unless specified otherwise, typical characteristics apply over the full ambient temperature range ( $-55^{\circ}C < T_A < +125^{\circ}C$  for LP5867MRKPR, LP5864MRSMR, and LP5866MDBTR while  $-40^{\circ}C < T_A < +85^{\circ}C$  for the other devices),  $V_{CC}$  = 3.3V,  $V_{IO}$  = 3.3V,  $V_{LED}$  = 5V,  $I_{LED\_Peak}$  = 50mA,  $C_{VLED}$  = 1 $\mu$ F,  $C_{VCC}$  = 1 $\mu$ F.







### 7 Detailed Description


#### 7.1 Overview

The LP5867 is an 7 × 6 LED matrix driver. The device integrates 7 switching FETs with 6 constant current sinks. One LP5867 device can drive up to 42 LED dots or 14 RGB pixels by using time-multiplexing matrix scheme.

The LP5867 supports both analog dimming and PWM dimming methods. For analog dimming, the current gain of each individual LED dot can be adjusted with 256 steps through 8-bits dot correction. For PWM dimming, the integrated 8-bits or 16-bits configurable, > 20KHz PWM generators for each LED dot enable smooth, vivid animation effects without audible noise. Each LED can also be mapped into a 8-bits group PWM to achieve the group control with minimum data traffic.

The LP5867 device implements full addressable SRAM. The device supports entire SRAM data refresh and partial SRAM data update on demand to minimize the data traffic. The LP5867 implements the ghost cancellation circuit to eliminate both upside and downside ghosting. The LP5867 also uses low brightness compensation technology to support high density LED pixels. Both 1MHz (maximum) I<sup>2</sup>C and 12MHz (maximum) SPI interfaces are available in the LP5867.

### 7.2 Functional Block Diagram



13

### 7.3 Feature Description

### 7.3.1 Time-Multiplexing Matrix

The LP5867 device uses a time-multiplexing matrix scheme to support up to 42 LED dots with one chip. The device integrates 6 current sinks with 7 scan lines to drive  $6 \times 7 = 42$  LED dots or  $2 \times 7 = 14$  RGB pixels. In matrix control scheme, the device scans from Line 0 to Line 6 sequentially as shown in  $\boxed{2}$  7-1. Current gain and PWM duty registers are programmable for each LED dot to support individual analog and PWM dimming.




図 7-1. Scan Line Control Scheme

There are 7 high-side p-channel MOSFETs (PMOS) integrated in LP5867 device. Users can flexibly set the active scan numbers from 1 to 7 by configuring the 'Max\_Line\_Num' in Dev\_initial register. The time-multiplexing matrix timing sequence follows the  $\boxtimes$  7-2.




図 7-2. Time-Multiplexing Matrix Timing Sequence

One cycle time of the line switching can be calculated as below:

$$t_{line\ switch} = t_{PWM} + t_{SW\ BLK} + 2 \times t_{phase\ shift}$$
 (1)


- t<sub>PWM</sub> is the current sink active time, which equals to 8µs (PWM frequency set at 125kHz) or 16µs (PWM frequency set at 62.5kHz) by configuring 'PWM Fre' in Dev initial register.
- t<sub>SW\_BLK</sub> is the switch blank time, which equals to 1µs or 0.5µs by configuring 'SW\_BLK' in Dev\_config1 register.
- t<sub>phase\_shift</sub> is the PWM phase shift time, which equal to 0 or 125ns by configuring 'PWM\_Phase\_Shift' in Dev\_config1 register.

Total display time for one complete sub-period is t<sub>sub\_period</sub> and can be calculated by the following equation:

$$t_{\text{sub\_period}} = t_{\text{line\_switch}} \times \text{Scan\_line\#}$$
 (2)

Scan line# is the scan line number determined by 'Max Line Num' in Dev initial register.

The time-multiplexing matrix scheme time diagram is shown in  $\boxtimes$  7-3. The  $t_{CS\_ON\_Shift}$  is the current sink turning on shift by configuring 'CS\_ON\_Shift' bit in Dev\_config1 register.



☑ 7-3. Time-Multiplexing Matrix Timing Diagram

The LP5867 device implements de-ghosting and low brightness compensation to remove the side effects of matrix topology:

- De-ghosting: Both upside de-ghosting and downside de-ghosting are implemented to eliminate the LED's unexpected weak turn-on.
  - Upside\_de-ghosting: discharge each scan line during blank state. By configuring the 'Up\_Deghost' in Dev\_config3 register, the LP5867 discharges and clamps the scan line switch to a certain voltage.
  - Downside\_deghosting: pre-charge each current sink voltage during blank state. The de-ghosting capability can be adjusted through the 'Down\_Deghost' in Dev\_config3 register.
- Low Brightness Compensation: three groups compensation are implemented to overcome the color-shift and non-uniformity in low brightness conditions. The compensation capability can be through 'Comp Group1', 'Comp Group2', and 'Comp Group3' in Dev config2 register.

Product Folder Links: LP5867

- Compensation group 1: CSR0, CSR1.
- Compensation group 2: CSG0, CSG1.
- Compensation\_group 3: CSB0, CSB1.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

15



#### 7.3.2 Analog Dimming (Current Gain Control)

Analog dimming of LP5867 is achieved by configuring the current gain control. There are several methods to control the current gain of each LED.

- · Global 3-bits Maximum Current (MC) setting without external resistor
- 3 Groups of 7-bits Color Current (CC) setting
- Individual 8-bit Dot Current (DC) setting

注

When setting to small output current in low brightness situation, adjusting MC to a small value firstly can get smaller output saturation voltage.

#### 7.3.2.1 Global 3-Bits Maximum Current (MC) Setting

The MC is used to set the maximum current I<sub>OUT\_MAX</sub> for each current sink, and this current is the maximum peak current for each LED dot. The MC can be set with 7 steps from 3 mA to 50 mA. When the device is powered on, the MC data is set to default value, which is 15 mA.

For data refresh Mode 1, MC data is effective immediately after new data is updated. For Mode 2 and Mode 3, to avoid unexpected MC data change during high speed data refreshing, MC data must be changed when all channels are off and new MC data is only updated when the 'Chip\_EN' bit in Chip\_en register is set to 0, and after the 'Chip\_EN' returns to 1, the new MC data is effective. 'Down\_Deghost' and 'Up\_Deghost' in Dev\_config3 work in the similar way with MC.

表 7-1. Maximum Current (MC) Register Setting

3-BITS MAXIMUM_C	URRENT REGISTER	I <sub>OUT_MAX</sub>
Binary	Decimal	mA
000	0	3
001	1	5
010	2	10
011 (Default)	3 (Default)	15 (Default)
100	4	20
101	5	30
110	6	40
111	7	50

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

#### 7.3.2.2 3 Groups of 7-Bits Color Current (CC) Setting

The LP5867 device is able to adjust the output current of three color groups separately. For each color, the device has 7-bits data in 'CC\_Group1', 'CC\_Group2', and 'CC\_Group3'. Thus, all color group currents can be adjusted in 128 steps from 0% to 100% of the maximum output current, I<sub>OUT\_MAX</sub>.

The 18 current sinks have fixed mapping to the three color groups:

- CC-Group 1: CSR0, CSR1.
- CC-Group 2: CSG0, CSG1.
- CC-Group 3: CSB0, CSB1.

表 7-2. 3 Groups of 7-bits Color Current (CC) Setting

7-BITS CC_GROUP1/CC_GRO	UP2/CC_GROUP3 REGISTER	RATIO OF OUTPUT CURRENT TO I <sub>OUT_MAX</sub>
Binary	Decimal	%
000 0000	0	0
000 0001	1	0.79
000 0010	2	1.57
100 0000 (default)	64 (default)	50.4 (default)
111 1101	125	98.4
111 1110	126	99.2
111 1111	127	100



#### 7.3.2.3 Individual 8-bit Dot Current (DC) Setting

The LP5867 can individually adjust the output current of each LED by using dot current function through DC setting. The device allows the brightness deviations of the LEDs to adjusted be individually. Each output DC is programmed with an 8-bit depth, so the value can be adjusted with 256 steps within the range from 0% to 100% of  $(I_{OUT\ MAX} \times CC/127)$ .

表 7-3. Individual 8-bit Dot Current (DC) Setting

8-BIT DC I	REGISTER	RATIO OF OUTPUT CURRENT TO I <sub>OUT_MAX</sub> × CC/127
Binary	Decimal	%
0000 0000	0	0
0000 0001	1	0.39
0000 0010	2	0.78
1000 0000 (Default)	128 (Default)	50.2 (Default)
1111 1101	253	99.2
1111 1110	254	99.6
1111 1111	255	100

In summary, the current gain of each current sink can be calculated as below:

$$I_{OUT}$$
 (mA) =  $I_{OUT\ MAX} \times (CC/127) \times (DC/255)$  (3)

For time-multiplexing scan scheme, if the scan number is N, each LED dot's average current  $I_{AVG}$  is shown as below:

$$I_{AVG}$$
 (mA) =  $I_{OUT}/N = I_{OUT\ MAX} \times (CC/127) \times (DC/255)/N$  (4)

#### 7.3.3 PWM Dimming

There are several methods to control the PWM duty cycle of each LED dot.

#### 7.3.3.1 Individual 8-Bit / 16-Bit PWM for Each LED Dot

Every LED has an individual 8-bit or 16-bit PWM register that is used to change the LED brightness by PWM duty. The LP5867 uses an enhanced spectrum PWM (ES-PWM) algoithm to achieve 16-bit depth with high refresh rate and this can avoid flicker under high speed camera. Comparing with conventional 8-bit PWM, 16-bit PWM can help to achieve ultimate high dimming resolution in LED animation applications.

#### 7.3.3.2 Programmable Groups of 8-Bit PWM Dimming

The group PWM Control is used to select LEDs into 1 to 3 groups while each group has a separate register for PWM control. Every LED has 2-bit selection in LED\_DOT\_GROUP Registers (x = 0, 1, ..., 34) to select whether the LED dot belongs to one of the three groups or not:

- 00: not a member of any group
- · 01: member of group 1
- 10: member of group 2
- 11: member of group 3

#### 7.3.3.3 8-Bit PWM for Global Dimming

The Global PWM Control function affects all LEDs simultaneously.

The final PWM duty cycle can be calculated as below:

$$PWM_{Final(8-bit)} = PWM_{Individual(8-bit)} \times PWM_{Group(8-bit)} \times PWM_{Global(8-bit)}$$
 (5)

$$PWM\_Final(16-bit) = PWM\_Individual(16-bit) \times PWM\_Group(8-bit) \times PWM\_Global(8-bit)$$
(6)

The LP5867 supports 125kHz or 62.5kHz PWM output frequency. The PWM frequency is selected by configuring the 'PWM\_Fre' in Dev\_initial register. An internal 32MHz oscillator is used for generating PWM outputs. The oscillator's high accuracy design ( $f_{OSC\_ERR} \le \pm 3\%$ ) enables a better synchronization if multiple LP5867 devices are connected together.

A PWM phase-shifting scheme is implemented in each current sink to avoid the current overshot when turning on simultaneously. As the LED drivers are not activated simultaneously, the peak load current from the pre-stage power supply is significantly decreased. This scheme also reduces input-current ripple and ceramic-capacitor audible ringing. LED drivers are grouped into three different phases. By configuring the 'PWM\_Phase\_Shift' in Dev\_config1 register, which is default off, the LP5867 supports to the shift in the shown in 12 7-4.

- Phase 1: CSR0, CSR1.
- Phase 2: CSG0, CSG1.
- Phase 3: CSB0, CSB1.




図 7-4. Phase Shift

To avoid high current sinks output ripple during line switching, current sinks can be configured to turn on with 1 clock delay (62.5ns or 31.25ns according to the PWM frequency) after lines turn on, as shown in  $\boxtimes$  7-3. This function can be configured by 'CS\_ON\_Shift' in Dev\_config1 register.

The LP5867 allows users to configure the dimming scale either exponentially (Gamma Correction) or linearly through the 'PWM\_Scale\_Mode' in Dev\_config1 register. If a human-eye-friendly dimming curve is desired, using the internal fixed exponential scale is an easy approach. If a special dimming curve is desired, using the linear scale with software correction is recommended. The LP5867 supports both linear and exponential dimming curves under 8-bit and 16-bit PWM depth.  $\boxtimes$  7-5 is an example of 8-bit PWM depth.




図 7-5. Linear and Exponential Dimming Curves

In summary, the PWM control method is illustrated as **27-6**:




図 7-6. PWM Control Scheme

#### 7.3.4 ON and OFF Control

The LP5867 device supports the individual ON and OFF control of each LED. For indication purpose, users can turn on and off the LED directly by writing 1-bit ON and OFF data to the corresponding Dot\_onoffx (x = 0, 1, ...,) register.

#### 7.3.5 Data Refresh Mode

The LP5867 supports three data refresh modes: Mode 1, Mode 2, and Mode 3, by configuring 'Data\_Ref\_Mode' in Dev\_initial register.

**Mode 1**: 8-bit PWM data without VSYNC command. Data is sent out for display instantly after received. With Mode1, users can refresh the corresponding dots' data only instead of updating the whole SRAM. It is called 'on demand data refresh', which can save the total data volume effectively. As shown in ☑ 7-7, the red LED dots can be refreshed after sending the corresponding data while the others kept the same with last frame.




図 7-7. On Demand Data Refresh - Mode 1

**Mode 2**: 8-bit PWM data with VSYNC command. Data is held and sent out simultaneously by frame after receiving the VSYNC command.

**Mode 3**: 16-bit PWM data with VSYNC command. Data is held and sent out simultaneously by frame after receiving the VSYNC command.

Frame control is implemented in Mode 2 and Mode 3. Instead of refreshing the output instantly after data is received (Mode 1), the device holds the data and refreshes the whole frame data by a fixed frame rate, f<sub>VSYNC</sub>. Usually, 24Hz, 50Hz, 60Hz, 120Hz or even higher frame rate is selected to achieve vivid animation effects. Whole SRAM Data Refresh is shown in  $\boxtimes$  7-8, a new frame is updated after receiving the VSYNC command.




図 7-8. Whole SRAM Data Refresh

Comparing with Mode 1, Mode 2 and Mode 3 provide a better synchronization when multiple LP5867 devices used together. A high-level pulse width longer than  $t_{SYNC\_H}$  is required at the beginning of each VSYNC frame.  $\boxtimes$  7-9 shows the VSYNC connections and  $\boxtimes$  7-10 shows the timing requirements.




図 7-9. Multiple Devices Sync




図 7-10. VSYNC Timing

Table 8-4 is the summary of the 3 data refresh modes.

表 7-4. Data Refresh Mode

MODE TYPE	PWM RESOLUTION	PWM OUTPUT	EXTERNAL VSYNC
Mode 1	8 Bits	Data update instantly	No
Mode 2	8 Bits	Data undata by frama	Yes
Mode 3	16 Bits	Data update by frame	165

#### 7.3.6 Full Addressable SRAM

SRAM is implemented inside the LP5867 device to support data writing and reading at the same time.

Although data refresh mechanisms are not the same for Mode 1 and Mode 2/3, the data writing and reading follow the same method. Uses can update partial of the SRAM data only or the whole SRAM page simultaneously. The LP5867 supports auto-increment function to minimize data traffic and increase data transfer efficiency.

Please be noted that 16-bit PWM (Mode 3) and 8-bit PWM (Mode 1 and Mode 2) are assigned with different SRAM addresses.

### 7.3.7 Protections and Diagnostics

#### 7.3.7.1 LED Open Detection

The LP5867 includes LED open detection (LOD) for the fault caused by any opened LED dot. The threshold for LED open is 0.25V typical. LED open detection is only performed when PWM  $\geq$  25 (Mode 1 and Mode 2) or PWM  $\geq$  6400 (Mode 3) and voltage on CSn is detected lower than open threshold for continuously 4 subperiods.

☑ 7-11 shows the detection circuit of LOD function. When open fault is detected, 'Global\_LOD' bit in Fault\_state register is set to 1 and detailed fault state for each LED is also monitored in register Dot\_lodx (x = 0, 1, ..., 20). All open fault indicator bits can be cleared by setting LOD\_clear = 0Fh after the open condition is removed.

LOD removal function can be enabled by setting 'LOD\_removal' bit in Dev\_config2 register to 1. This function turns off the current sink of the open channel when scanning to the line where the opened LED is included.




図 7-11. LOD Circuits

23

#### 7.3.7.2 LED Short Detection

The LP5867 includes LED short detection (LSD) for the fault caused by any shorted LED. Threshold for channel short is (VLED - 1) V typical. LED short detection only performed when PWM  $\geq$  25 (Mode 1 and Mode 2) or PWM  $\geq$  6400 (Mode 3) and voltage on CSn is detected higher than short threshold for continuously 4 subperiods. As there is parasitic capacitance for the current sink, to make sure the LSD result is correct, setting the LED current higher than 0.5mA is recommended.

The image below shows the detection circuit of LSD function. When short fault is detected, 'Global\_LSD bit' in Fault\_state register is set to 1 and detailed fault state for every channel are also monitored in register Dot\_lsdx (x = 0, 1, ..., 20). All short fault indicator bits can be cleared by setting LSD\_clear = 0Fh after the short condition is removed.

LSD removal function can be enabled by setting 'LSD\_removal' bit in Dev\_config2 register to 1. This function turns off the upside deghosting function of the scan line where short LED is included.




図 7-12. LSD Circuit

#### 7.3.7.3 Thermal Shutdown

The LP5867 device implements thermal shutdown mechanism to protect the device from damage due to overheating. When the junction temperature rises to 160°C (typical) and above, the device switches into shutdown mode. The LP5867 exits thermal shutdown when the junction temperature of the device drops to 145°C (typical) and below.

### 7.3.7.4 UVLO (Under Voltage Lock Out)

The LP5867 has an internal comparator that monitors the voltage at VCC. When VCC is below  $V_{UVF}$ , reset is active and the LP5867 enters INITIALIZATION state.

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated



#### 7.4 Device Functional Modes




図 7-13. Device Functional Modes

- SHUTDOWN: The device enters into SHUTDOWN mode from all states on VCC power up or EN pin is low.
- HARDWARE POR: The device enters into HARDWARE POR when Enable pin is high or VCC fall under V<sub>UVF</sub> causing UVLO=H from all states.
- SOFTWARE RESET: The device enters into SOFTWARE RESET mode when VCC rise higher than V<sub>UVR</sub> with the time t > t<sub>POR\_H</sub>. In this mode, all the registers are reset. Entry can also be from any state when the RESET (register) = FFh or UVLO is low.
- STANDBY: The device enters the STANDBY mode when Chip\_EN (register) = 0. In this mode, device enters into low power mode, but the I<sup>2</sup>C/SPI are still available for Chip\_EN only and the registers' data are retained.
- NORMAL: The device enters the NORMAL mode when 'Chip\_EN' = 1 with the time t > t<sub>CHIP\_EN</sub>.
- THERMAL SHUTDOWN: The device automatically enters the THERMAL SHUTDOWN mode when the junction temperature exceeds 160°C (typical). If the junction temperature decreases below 145°C (typical), the device returns to the NORMAL mode.

25



### 7.5 Programming

#### 7.5.1 Interface Selection

The LP5867 supports two communication interfaces: I<sup>2</sup>C and SPI. If IFS is high, ithe device enters into SPI mode. If IFS is low, the device enters into I<sup>2</sup>C mode.

表 7-5. Interface Selection

INTERFACE TYPE	ENTRY CONDITION
I <sup>2</sup> C	IFS = Low
SPI	IFS = High

#### 7.5.2 I<sup>2</sup>C Interface

The LP5867 is compatible with I<sup>2</sup>C standard specification. The device supports both fast mode (400KHz maximum) and fast plus mode (1MHz maximum).

#### 7.5.2.1 I<sup>2</sup>C Data Transactions

The data on SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, state of the data line can only be changed when clock signal is LOW. START and STOP conditions classify the beginning and the end of the data transfer session. A START condition is defined as the SDA signal transitioning from HIGH to LOW while SCL line is HIGH. A STOP condition is defined as the SDA transitioning from LOW to HIGH while SCL is HIGH. The bus leader always generates START and STOP conditions. The bus is considered to be busy after a START condition and free after a STOP condition. During data transmission, the bus leader can generate repeated START conditions. First START and repeated START conditions are functionally equivalent.

Each byte of data has to be followed by an acknowledge bit. The acknowledge related clock pulse is generated by the leader. The leader releases the SDA line (HIGH) during the acknowledge clock pulse. The device pulls down the SDA line during the 9<sup>th</sup> clock pulse, signifying an acknowledge. The device generates an acknowledge after each byte has been received.

There is one exception to the acknowledge after every byte rule. When the leader is the receiver, it must indicate to the transmitter an end of data by not acknowledging (negative acknowledge) the last byte clocked out of the follower. This negative acknowledge still includes the acknowledge clock pulse (generated by the leader), but the SDA line is not pulled down.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

English Data Sheet: SLVSHI2

#### 7.5.2.2 I<sup>2</sup>C Data Format

The address and data bits are transmitted MSB first with 8-bits length format in each cycle. Each transmission is started with Address Byte 1, which are divided into 5-bits of the chip address, 2 higher bits of the register address, and 1 read/write bit. The other 8 lower bits of register address are put in Address Byte 2. The device supports both independent mode and broadcast mode. The auto-increment feature allows writing / reading several consecutive registers within one transmission. If not consecutive, a new transmission must be started.

表 7-6. I<sup>2</sup>C Data Format

Address Byte1			Chip Address	Register	R/W					
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Independent	1	0	0	ADDR1	ADDR0	9 <sup>th</sup> bit	8 <sup>th</sup> bit	R: 1 W: 0		
Broadcast	1	0	1	0	1	9" DIL		R. 1 W. U		
		Register Address								
Address Byte2	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	7 <sup>th</sup> bit	6 <sup>th</sup> bit	5 <sup>th</sup> bit	4 <sup>th</sup> bit	3 <sup>th</sup> bit	2 <sup>th</sup> bit	1 <sup>th</sup> bit	0 <sup>th</sup> bit		



図 7-14. I<sup>2</sup>C Write Timming




図 7-15. I<sup>2</sup>C Read Timing

27

Product Folder Links: LP5867

#### 7.5.2.3 Multiple Devices Connection

The LP5867 enters into  $I^2C$  mode if IFS is connected to GND. The ADDR0/1 pin is used to select the unique  $I^2C$  follower address for each device. The SCL and SDA lines must each have a pullup resistor (4.7K $\Omega$  for 400KHz, 2K $\Omega$  for 1MHz) placed somewhere on the line and remain HIGH even when the bus is idle. VIO\_EN can either be connected with VIO power supply or GPIO. It's suggested to put one 1nF cap as closer to VIO\_EN pin as possible. Up to four LP5867 follower devices can share the same  $I^2C$  bus by the different ADDR configurations.




図 7-16. I<sup>2</sup>C Multiple Devices Connection

#### 7.5.3 Programming

#### 7.5.3.1 SPI Data Transactions

MISO output is normally in a high impedance state. When the follower-select pin SS for the device is active (low) the MISO output is pulled low for read only. During write cycle MISO stays in high-impedance state. The follower-select signal SS must be low during the cycle transmission. SS resets the interface when high. Data is clocked in on the rising edge of the SCLK clock signal, while data is clocked out on the falling edge of SCLK.

#### 7.5.3.2 SPI Data Format

The address and data bits are transmitted MSB first with 8-bits length format in each cycle. Each transmission is started with Address Byte 1, which contains 8 higher bits of the register address. The Address Byte 2 is started with 2 lower bits of the register address and 1 read/write bit. The auto-increment feature allows writing / reading several consecutive registers within one transmission. If not consecutive, a new transmission must be started.

表 7-7. SPI Data Format

Address Byte1	Register Address												
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 4 Bit 3 Bit 2 Bit 1		Bit 1	Bit 0					
	9 <sup>th</sup> bit	8 <sup>th</sup> bit	7 <sup>th</sup> bit	6 <sup>th</sup> bit	5 <sup>th</sup> bit	4 <sup>th</sup> bit	3 <sup>th</sup> bit	2 <sup>th</sup> bit					
Address Byte2	Register	Address											
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					
	1 <sup>th</sup> bit	0 <sup>th</sup> bit	R: 0 W: 1		1	Don't Care	1	1					




図 7-17. SPI Write Timing





図 7-18. SPI Read Timing



#### 7.5.3.3 Multiple Devices Connection

The device enters into SPI mode if IFS is pulled high to VIO through a pullup resistor( $4.7K\Omega$  recommended). VIO\_EN can either be connected with VIO power supply or GPIO. It's suggested to put one 1nF cap as closer to VIO\_EN pin as possible. In SPI mode host can address as many devices as there are follower select pins on host.



☑ 7-19. SPI Multiple Devices Connection



## 7.6 Register Maps

This section provides a summary of the register maps. For detailed register functions and descriptions, please refer to *LP5867 7x6 LED Matrix Driver Register Maps* .

表 7-8. Register Section/Block Access Type Codes

Access Type	Code	Description
Read Type		
R	R	Read
RC	R	Read
	С	to Clear
R-0	R	Read
	-0	Returns 0
Write Type	<u> </u>	,
W	W	Write
W0CP	W	W
	0C	0 to clear
	P	Requires privileged access
Reset or Default Value	,	,
-n		Value after reset or the default value

Register Acronym	Address	Туре	D7	D6	D5	D4	D3	D2	D1	D0	Default
Chip_en	000h	R/W				Reserved				Chip_EN	00h
Dev_initial	001h	R/W	Reserved		Max_Lir	ne_Num		Data_R	ef_Mode	PWM_Fre	5Eh
Dev_config1	002h	R/W	Reserved	Reserved	Reserved Reserved Reserved			PWM_Sc ale_Mode		CS_ON_ Shift	00h
Dev_config2	003h	R/W	Comp_	Group3	Comp_	Group2	Comp_	Group1	LOD_rem oval	LSD_rem oval	00h
Dev_config3	004h	R/W	Down_[	Deghost	Up_De	eghost	Ма	ximum_Cur	rent	Up_Degh ost_enabl e	47h
Global_bri	005h	R/W				PWM_	Global				FFh
Group0_bri	006h	R/W				PWM_	Group1				FFh
Group1_bri	007h	R/W				PWM_	Group2				FFh
Group2_bri	008h	R/W				PWM_	Group3				FFh
R_current_set	009h	R/W	Reserved				CC_Group1				40h
G_current_set	00Ah	R/W	Reserved				CC_Group2	2			40h
B_current_set	00Bh	R/W	Reserved				CC_Group3	3			40h
Dot_grp_sel0	00Ch	R/W		Rese	erved		Dot L0-C	GO group	Dot L0-C	SR0 group	00h
Dot_grp_sel1	00Dh	R/W				Rese	erved				00h
Dot_grp_sel2	00Eh	R/W		Rese	erved		Dot L0-C	SR1 group	Dot L0-C	SB0 group	00h
Dot_grp_sel3	00Fh	R/W				Rese	erved				00h
Dot_grp_sel4	010h	R/W		Rese	erved		Dot L0-C	SB1 group	Dot L0-CS	SG1 group	00h
Dot_grp_sel5	011h	R/W		Rese	erved		Dot L1-C	GO group	Dot L1-C	SR0 group	00h
Dot_grp_sel6	012h	R/W				Rese	erved				00h
Dot_grp_sel7	013h	R/W		Rese	erved		Dot L1-C	SR1 group	Dot L1-C	SB0 group	00h
Dot_grp_sel8	014h	R/W				Rese	erved				00h
Dot_grp_sel9	015h	R/W		Rese	erved		Dot L1-C	SB1 group	Dot L1-C	SG1 group	00h
Dot_grp_sel10	016h	R/W		Rese	erved		Dot L2-C	GO group	Dot L2-C	SR0 group	00h



Register Acronym	Address	Туре	D7	D6	D5	D4		D3	D2	D1	D0	Default
Dot_grp_sel11	017h	R/W					Res	erved				00h
Dot_grp_sel12	018h	R/W		Res	erved			Dot L2-C	SR1 group	Dot L2-C	SB0 group	00h
Dot_grp_sel13	019h	R/W					Res	erved		•		00h
Dot_grp_sel14	01Ah	R/W		Res	erved			Dot L2-C	SB1 group	Dot L2-C	SG1 group	00h
Dot_grp_sel15	01Bh	R/W		Res	erved			Dot L3-C	SG0 group	Dot L3-C	SR0 group	00h
Dot_grp_sel16	01Ch	R/W					Res	erved				00h
Dot_grp_sel17	01Dh	R/W		Res	erved			Dot L3-C	SR1 group	Dot L3-C	SB0 group	00h
Dot_grp_sel18	01Eh	R/W					Res	erved				00h
Dot_grp_sel19	01Fh	R/W		Res	erved			Dot L3-C	SB1 group	Dot L3-C3	SG1 group	00h
Dot_grp_sel20	020h	R/W		Res	erved			Dot L4-C	SG0 group	Dot L4-C	SR0 group	00h
Dot_grp_sel21	021h	R/W					Res	erved		1		00h
Dot_grp_sel22	022h	R/W		Res	erved			Dot L4-C	SR1 group	Dot L4-C	SB0 group	00h
Dot_grp_sel23	023h	R/W					Res	erved				00h
Dot_grp_sel24	024h	R/W		Res	erved			Dot L4-C	SB1 group	Dot L4-C	SG1 group	00h
Dot_grp_sel25	025h	R/W		Res	erved			Dot L5-C	SG0 group	Dot L5-C	SR0 group	00h
Dot_grp_sel26	026h	R/W					Res	erved				00h
Dot_grp_sel27	027h	R/W		Res	erved			Dot L5-C	SR1 group	Dot L5-C	SB0 group	00h
Dot_grp_sel28	028h	R/W					Res	 erved				00h
Dot_grp_sel29	029h	R/W		Res	erved			Dot L5-C	SB1 group	Dot L5-C	SG1 group	00h
Dot_grp_sel30	02Ah	R/W		Res	erved			Dot L6-C	SG0 group	Dot L6-C	SR0 group	00h
Dot_grp_sel31	02Bh	R/W					Res	erved	<u> </u>			00h
Dot_grp_sel32	02Ch	R/W		Res	erved			Dot L6-C	SR1 group	Dot L6-C	SB0 group	00h
Dot_grp_sel33	02Dh	R/W					Res	erved				00h
Dot_grp_sel34	02Eh	R/W		Res	erved			Dot L6-C	SB1 group	Dot L6-C	SG1 group	00h
Dot_onoff0	043h	R/W			R	deserved	I	1	<u> </u>	Dot L0- CSG0 onoff	Dot L0- CSR0 onoff	FFh
Dot_onoff1	044h	R/W			R	deserved	I			Dot L0- CSR1 onoff	Dot L0- CSB0 onoff	FFh
Dot_onoff2	045h	R/W			R	deserved	l			Dot L0- CSB1 onoff	Dot L0- CSG1 onoff	03h
Dot_onoff3	046h	R/W			R	deserved	I			Dot L1- CSG0 onoff	Dot L1- CSR0 onoff	FFh
Dot_onoff4	047h	R/W			R	deserved	I			Dot L1- CSR1 onoff	Dot L1- CSB0 onoff	FFh
Dot_onoff5	048h	R/W			R	deserved	I			Dot L1- CSB1 onoff	Dot L1- CSG1 onoff	03h
Dot_onoff6	049h	R/W			R	deserved	ļ			Dot L2- CSG0 onoff	Dot L2- CSR0 onoff	FFh
Dot_onoff7	04Ah	R/W			R	Reserved	l			Dot L2- CSR1 onoff	Dot L2- CSB0 onoff	FFh
Dot_onoff8	04Bh	R/W			R	deserved	I			Dot L2- CSB1 onoff	Dot L2- CSG1 onoff	03h



Register D7 D6 D5 D4 D3 D2 D1 D0 Default Address Type Acronym Dot L3-Dot L3-CSR0 Dot\_onoff9 04Ch R/W Reserved CSG0 FFh onoff onoff Dot L3-Dot L3-04Dh R/W Dot\_onoff10 Reserved CSR1 CSB0 FFh onoff onoff Dot L3-Dot L3-Dot\_onoff11 04Eh R/W Reserved CSB1 CSG1 03h onoff onoff Dot L4-Dot L4-Dot onoff12 04Fh R/W Reserved CSG0 CSR0 FFh onoff onoff Dot L4-Dot L4-Dot\_onoff13 050h R/W Reserved CSR1 CSB0 FFh onoff onoff Dot L4-Dot L4-Dot\_onoff14 051h R/W Reserved CSB1 CSG1 03h onoff onoff Dot L5-Dot L5-Dot\_onoff15 052h R/W Reserved CSG0 CSR0 FFh onoff onoff Dot L5-Dot L5-Dot\_onoff16 053h R/W Reserved CSR1 CSB0 **FFh** onoff onoff Dot L5-Dot L5-Dot\_onoff17 054h R/W Reserved 03h CSB1 CSG1 onoff onoff Dot L6-Dot L6-055h R/W Reserved CSG0 CSR0 FFh Dot\_onoff18 onoff onoff Dot L6-Dot L6-Dot\_onoff19 056h R/W Reserved CSR1 CSB0 **FFh** onoff onoff Dot L6-Dot L6-057h R/W Reserved CSB1 CSG1 03h Dot\_onoff20 onoff onoff Global L Global L Fault\_state 064h R Reserved 00h OD SD Dot L0-Dot L0-Dot\_lod0 065h R Reserved CSG0 CSR0 00h LOD LOD Dot L0-Dot L0-Dot\_lod1 066h R Reserved CSR1 CSB0 00h LOD LOD Dot L0-Dot L0-Dot\_lod2 067h R Reserved CSB1 CSG1 00h LOD LOD Dot L1-Dot L1-Dot\_lod3 068h R CSG0 CSR0 Reserved 00h LOD LOD Dot L1-Dot L1-Dot\_lod4 069h R Reserved CSR1 CSB0 00h LOD LOD Dot L1-Dot L1-Reserved 00h Dot\_lod5 06Ah R CSB1 CSG1 LOD LOD



Register Acronym	Address	Туре	D7	D6	D5	D4	D3	D2	D1	D0	Default
Dot_lod6	06Bh	R			Res	erved			Dot L2- CSG0 LOD	Dot L2- CSR0 LOD	00h
Dot_lod7	06Ch	R			Res	erved			Dot L2- CSR1 LOD	Dot L2- CSB0 LOD	00h
Dot_lod8	06Dh	R			Res	erved			Dot L2- CSB1 LOD	Dot L2- CSG1 LOD	00h
Dot_lod9	06Eh	R	Reserved						Dot L3- CSG0 LOD	Dot L3- CSR0 LOD	00h
Dot_lod10	06Fh	R			Res	erved			Dot L3- CSR1 LOD	Dot L3- CSB0 LOD	00h
Dot_lod11	070h	R			Res	erved			Dot L3- CSB1 LOD	Dot L3- CSG1 LOD	00h
Dot_lod12	071h	R			Res	erved			Dot L4- CSG0 LOD	Dot L4- CSR0 LOD	00h
Dot_lod13	072h	R			Res	erved			Dot L4- CSR1 LOD	Dot L4- CSB0 LOD	00h
Dot_lod14	073h	R			Res	erved			Dot L4- CSB1 LOD	Dot L4- CSG1 LOD	00h
Dot_lod15	074h	R			Res	erved			Dot L5- CSG0 LOD	Dot L5- CSR0 LOD	00h
Dot_lod16	075h	R			Res	erved			Dot L5- CSR1 LOD	Dot L5- CSB0 LOD	00h
Dot_lod17	076h	R			Res	erved			Dot L5- CSB1 LOD	Dot L5- CSG1 LOD	00h
Dot_lod18	077h	R			Res	erved			Dot L6- CSG0 LOD	Dot L6- CSR0 LOD	00h
Dot_lod19	078h	R			Res	erved			Dot L6- CSR1 LOD	Dot L6- CSB0 LOD	00h
Dot_lod20	079h	R			Res	erved			Dot L6- CSB1 LOD	Dot L6- CSG1 LOD	00h
Dot_lsd0	086h	R			Res	erved			Dot L0- CSG0 LSD	Dot L0- CSR0 LSD	00h
Dot_lsd1	087h	R			Res	erved			Dot L0- CSR1 LSD	Dot L0- CSB0 LSD	00h
Dot_lsd2	088h	R			Res	erved			Dot L0- CSB1 LSD	Dot L0- CSG1 LSD	00h
Dot_lsd3	089h	R			Res	erved			Dot L1- CSG0 LSD	Dot L1- CSR0 LSD	00h



Register D7 D6 D5 D4 D3 D2 D1 D0 Default **Address** Type Acronym Dot L1-Dot L1-CSB0 Dot\_lsd4 08Ah R Reserved CSR1 00h LSD LSD Dot L1-Dot L1-08Bh Dot\_lsd5 R Reserved CSB1 CSG1 00h LSD LSD Dot L2-Dot L2-Dot\_lsd6 08Ch R Reserved CSG0 CSR0 00h LSD LSD Dot L2-Dot L2-Dot Isd7 08Dh R Reserved CSR1 CSB0 00h LSD LSD Dot L2-Dot L2-08Eh R CSB1 00h Dot\_lsd8 Reserved CSG1 LSD LSD Dot L3-Dot L3-Dot\_lsd9 08Fh R Reserved CSG0 CSR0 00h LSD LSD Dot L3-Dot L3-Dot\_lsd10 090h R Reserved CSR1 CSB0 00h LSD LSD Dot L3-Dot L3-Dot\_lsd11 091h R Reserved CSB1 CSG1 00h LSD LSD Dot L4-Dot L4-092h Reserved CSG0 CSR0 00h Dot\_lsd12 R LSD LSD Dot L4-Dot L4-093h Reserved CSB0 00h Dot\_lsd13 R CSR1 LSD LSD Dot L4-Dot L4-Dot\_lsd14 094h R Reserved CSB1 CSG1 00h LSD LSD Dot L5-Dot L5-095h R CSG0 CSR0 00h Dot\_lsd15 Reserved LSD LSD Dot L5-Dot L5-Dot\_lsd16 096h R Reserved CSR1 CSB0 00h LSD LSD Dot L5-Dot L5-Dot\_lsd17 097h R Reserved CSB1 CSG1 00h LSD LSD Dot L6-Dot L6-Dot Isd18 098h R Reserved CSG0 CSR0 00h LSD LSD Dot L6-Dot L6-Dot\_lsd19 099h Reserved CSR1 CSB0 00h R LSD LSD Dot L6-Dot L6-Dot\_lsd20 09Ah R Reserved CSB1 CSG1 00h LSD LSD LOD clear 0A7h W Reserved LOD Clear 00h LSD\_clear 0A8h W Reserved LSD Clear 00h Reset 0A9h W Reset 00h DC<sub>0</sub> 100h R/W LED dot current setting for Dot L0-CSR0 80h DC1 R/W LED dot current setting for Dot L0-CSG0 101h 80h



Register Acronym	Address	Туре	D7	D6	D5	D4		D3	D2	D1	D0	Default	
DC2	102h	R/W					Rese	erved				80h	
DC3	103h	R/W	Reserved									80h	
DC4	104h	R/W					Rese	erved				80h	
DC5	105h	R/W					Rese	erved				80h	
DC6	106h	R/W					Rese	erved				80h	
DC7	107h	R/W					Rese	erved				80h	
DC8	108h	R/W		LED dot current setting for Dot L0-CSB0									
DC9	109h	R/W			LED	dot currer	t sett	ing for D	ot L0-CSR1			80h	
DC10	10Ah	R/W					Rese	erved				80h	
DC11	10Bh	R/W					Rese	erved				80h	
DC12	10Ch	R/W					Rese	erved				80h	
DC13	10Dh	R/W					Rese	erved				80h	
DC14	10Eh	R/W		Reserved									
DC15	10Fh	R/W					Rese	erved				80h	
DC16	110h	R/W			LED	dot curren	t sett	ing for D	ot L0-CSG1			80h	
DC17	111h	R/W			LED	dot currer	nt sett	ing for D	ot L0-CSB1			80h	
DC18	112h	R/W			LED	dot curren	t sett	ing for D	ot L1-CSR0			80h	
DC19	113h	R/W			LED	dot curren	t sett	ing for D	ot L1-CSG0			80h	
DC20	114h	R/W					Rese	erved				80h	
DC21	115h	R/W					Rese	erved				80h	
DC22	116h	R/W					Rese	erved				80h	
DC23	117h	R/W					Rese	erved				80h	
DC24	118h	R/W					Rese	erved				80h	
DC25	119h	R/W					Rese	erved				80h	
DC26	11Ah	R/W			LED	dot currer	nt sett	ing for D	ot L1-CSB0			80h	
DC27	11Bh	R/W			LED	dot curren	t sett	ing for D	ot L1-CSR1			80h	
DC28	11Ch	R/W					Rese	erved				80h	
DC29	11Dh	R/W					Rese	erved				80h	
DC30	11Eh	R/W					Rese	erved				80h	
DC31	11Fh	R/W					Rese	erved				80h	
DC32	120h	R/W		Reserved									
DC33	121h	R/W					Rese	erved				80h	
DC34	122h	R/W			LED	dot curren	t sett	ing for D	ot L1-CSG1			80h	
DC35	123h	R/W			LED	dot currer	nt sett	ing for D	ot L1-CSB1			80h	
DC36	124h	R/W	LED dot current setting for Dot L2-CSR0								80h		
DC37	125h	R/W	LED dot current setting for Dot L2-CSG0								80h		
DC38	126h	R/W	Reserved								80h		
DC39	127h	R/W	Reserved								80h		
DC40	128h	R/W	Reserved									80h	
DC41	129h	R/W	Reserved									80h	
DC42	12Ah	R/W	Reserved									80h	
DC43	12Bh	R/W	Reserved									80h	
DC44	12Ch	R/W	LED dot current setting for Dot L2-CSB0									80h	
DC45	12Dh	R/W			LED	dot currer	t sett	ing for D	ot L2-CSR1			80h	
DC46	12Eh	R/W					Rese	erved				80h	



Register Acronym	Address	Туре	D7	D6	D5	D4		D3	D2	D1	D0	Default
DC47	12Fh	R/W					Rese	erved				80h
DC48	130h	R/W				I	Rese	erved				80h
DC49	131h	R/W				I	Rese	erved				80h
DC50	132h	R/W				I	Rese	erved				80h
DC51	133h	R/W				ĺ	Rese	erved				80h
DC52	134h	R/W			LEC	dot current	sett	ing for Do	t L2-CSG1			80h
DC53	135h	R/W				dot current						80h
DC54	136h	R/W			LEC	dot current	sett	ing for Do	t L3-CSR0			80h
DC55	137h	R/W			LEC	dot current	sett	ing for Do	t L3-CSG0			80h
DC56	138h	R/W						erved				80h
DC57	139h	R/W					Rese	erved				80h
DC58	13Ah	R/W						erved				80h
DC59	13Bh	R/W				ļ	Rese	erved				80h
DC60	13Ch	R/W				ı	Rese	erved				80h
DC61	13Dh	R/W				ı	Rese	erved				80h
DC62	13Eh	R/W			LEC	dot current	sett	ing for Do	t L3-CSB0			80h
DC63	13Fh	R/W			LEC	dot current	sett	ing for Do	t L3-CSR1			80h
DC64	140h	R/W				l	Rese	erved				80h
DC65	141h	R/W				l	Rese	erved				80h
DC66	142h	R/W				l	Rese	erved				80h
DC67	143h	R/W				I	Rese	erved				80h
DC68	144h	R/W				I	Rese	erved				80h
DC69	145h	R/W				l	Rese	erved				80h
DC70	146h	R/W			LED	dot current	sett	ing for Do	t L3-CSG1			80h
DC71	147h	R/W			LEC	dot current	sett	ing for Do	t L3-CSB1			80h
DC72	148h	R/W			LEC	dot current	sett	ing for Do	t L4-CSR0			80h
DC73	149h	R/W			LED	dot current	sett	ing for Do	t L4-CSG0			80h
DC74	14Ah	R/W				l	Rese	erved				80h
DC75	14Bh	R/W				l	Rese	erved				80h
DC76	14Ch	R/W				l	Rese	erved				80h
DC77	14Dh	R/W				I	Rese	erved				80h
DC78	14Eh	R/W						erved				80h
DC79	14Fh	R/W				ı	Rese	erved				80h
DC80	150h	R/W				dot current						80h
DC81	151h	R/W			LEC	dot current	sett	ing for Do	t L4-CSR1			80h
DC82	152h	R/W						erved				80h
DC83	153h	R/W						erved				80h
DC84	154h	R/W				ı	Rese	erved				80h
DC85	155h	R/W				I	Rese	erved				80h
DC86	156h	R/W						erved				80h
DC87	157h	R/W						erved				80h
DC88	158h	R/W				dot current						80h
DC89	159h	R/W				dot current						80h
DC90	15Ah	R/W				dot current						80h
DC91	15Bh	R/W			LED	dot current	sett	ing for Do	t L5-CSG0			80h



Register Acronym	Address	Туре	D7	D6	D5	D4		D3	D2	D1	D0	Default
DC92	15Ch	R/W					Res	erved	l l			80h
DC93	15Dh	R/W					Res	erved				80h
DC94	15Eh	R/W					Res	erved				80h
DC95	15Fh	R/W					Res	erved				80h
DC96	160h	R/W					Res	erved				80h
DC97	161h	R/W					Res	erved				80h
DC98	162h	R/W			LE	O dot curr	ent set	ting for D	ot L5-CSB0			80h
DC99	163h	R/W			LE	O dot curr	ent set	ting for De	ot L5-CSR1			80h
DC100	164h	R/W					Res	erved				80h
DC101	165h	R/W					Res	erved				80h
DC102	166h	R/W					Res	erved				80h
DC103	167h	R/W					Res	erved				80h
DC104	168h	R/W					Res	erved				80h
DC105	169h	R/W					Res	erved				80h
DC106	16Ah	R/W			LE	O dot curr	ent set	ting for Do	ot L5-CSG1			80h
DC107	16Bh	R/W			LEI	O dot curr	ent set	ting for D	ot L5-CSB1			80h
DC108	16Ch	R/W			LE	O dot curr	ent set	ting for De	ot L6-CSR0			80h
DC109	16Dh	R/W			LE	O dot curr	ent set	ting for Do	ot L6-CSG0			80h
DC110	16Eh	R/W					Res	erved				80h
DC111	16Fh	R/W					Res	erved				80h
DC112	170h	R/W					Res	erved				80h
DC113	171h	R/W					Res	erved				80h
DC114	172h	R/W					Res	erved				80h
DC115	173h	R/W					Res	erved				80h
DC116	174h	R/W			LEI	O dot curr	ent set	ting for D	ot L6-CSB0			80h
DC117	175h	R/W			LE	O dot curr	ent set	ting for D	ot L6-CSR1			80h
DC118	176h	R/W					Res	erved				80h
DC119	177h	R/W					Res	erved				80h
DC120	178h	R/W					Res	erved				80h
DC121	179h	R/W					Res	erved				80h
DC122	17Ah	R/W					Res	erved				80h
DC123	17Bh	R/W					Res	erved				80h
DC124	17Ch	R/W			LE	O dot curr	ent set	ting for Do	ot L6-CSG1			80h
DC125	17Dh	R/W			LEI	O dot curr	ent set	ting for D	ot L6-CSB1			80h
pwm_bri0	200h	R/W	8-bit	s PWM f	or Dot L0-0	CSR0 OR	16-bits	s PWM lo	wer 8 bits [7:0	0] for Dot L	.0-CSR0	00h
pwm_bri1	201h	R/W	8-bits	PWM fo	r Dot L0-C	SG0 OR	16-bits	PWM hig	her 8 bits [15	:8] for Dot	L0-CSR0	00h
pwm_bri2	202h	R/W			16-bits	PWM lov	er 8 b	its [7:0] fo	r Dot L0-CSC	90		00h
pwm_bri3	203h	R/W			16-bits F	PWM high	er 8 bi	its [15:8] f	or Dot L0-CS	G0		00h
pwm_bri4	204h	R/W					Res	erved				00h
pwm_bri5	205h	R/W					Res	erved				00h
pwm_bri6	206h	R/W					Res	erved				00h
pwm_bri7	207h	R/W					Res	erved				00h
pwm_bri8	208h	R/W				8-bits F	PWM fo	or Dot L0-	CSB0			00h
pwm_bri9	209h	R/W				8-bits F	WM fo	or Dot L0-	CSR1			00h
pwm_bri10	20Ah	R/W					Res	erved				00h



Register Address D7 D6 D5 D4 D3 D2 D1 D0 Default **Type** Acronym R/W 20Bh Reserved 00h pwm\_bri11 R/W pwm bri12 20Ch Reserved 00h 20Dh R/W Reserved pwm bri13 00h R/W 20Eh Reserved 00h pwm\_bri14 pwm bri15 20Fh R/W Reserved 00hpwm\_bri16 210h R/W 8-bits PWM for Dot L0-CSG1 OR 16-bits PWM lower 8 bits [7:0] for Dot L0-CSB0 00h pwm bri17 8-bits PWM for Dot L0-CSB1 OR 16-bits PWM higher 8 bits [15:8] for Dot L0-CSB0 211h R/W 00h 212h R/W 8-bits PWM for Dot L1-CSR0 OR 16-bits PWM lower 8 bits [7:0] for Dot L0-CSR1 pwm\_bri18 00h pwm\_bri19 213h R/W 8-bits PWM for Dot L1-CSG0 OR 16-bits PWM higher 8 bits [15:8] for Dot L0-CSR1 00h R/W pwm bri20 214h Reserved 00hR/W 215h Reserved 00hpwm\_bri21 R/W 216h Reserved 00h pwm bri22 pwm\_bri23 217h R/W Reserved 00h pwm\_bri24 218h R/W Reserved 00h R/W Reserved 219h 00hpwm\_bri25 pwm\_bri26 21Ah R/W 8-bits PWM for Dot L1-CSB0 00h 21Bh R/W 8-bits PWM for Dot L1-CSR1 pwm bri27 00h21Ch R/W Reserved pwm\_bri28 00h21Dh R/W pwm\_bri29 Reserved 00h pwm bri30 21Eh R/W Reserved 00hR/W Reserved pwm\_bri31 21Fh 00h 220h R/W 16-bits PWM lower 8 bits [7:0] for Dot L0-CSG1 pwm\_bri32 00hR/W pwm\_bri33 221h 16-bits PWM higher 8 bits [15:8] for Dot L0-CSG1 00h 222h R/W 8-bits PWM for Dot L1-CSG1 OR 16-bits PWM lower 8 bits [7:0] for Dot L0-CSB1 pwm bri34 00h 8-bits PWM for Dot L1-CSB1 OR 16-bits PWM higher 8 bits [15:8] for Dot L0-CSB1 223h R/W pwm\_bri35 00hR/W 8-bits PWM for Dot L2-CSR0 OR 16-bits PWM lower 8 bits [7:0] for Dot L1-CSR0 224h 00h pwm\_bri36 pwm bri37 225h R/W 8-bits PWM for Dot L2-CSG0 OR 16-bits PWM higher 8 bits [15:8] for Dot L1-CSR0 00h R/W pwm\_bri38 226h 16-bits PWM lower 8 bits [7:0] for Dot L1-CSG0 00h R/W pwm\_bri39 227h 16-bits PWM higher 8 bits [15:8] for Dot L1-CSG0 00h pwm bri40 228h R/W Reserved 00h pwm bri41 229h R/W Reserved 00h22Ah R/W Reserved 00h pwm\_bri42 R/W Reserved pwm\_bri43 22Bh 00h pwm\_bri44 22Ch R/W 8-bits PWM for Dot L2-CSB0 00h pwm bri45 22Dh R/W 8-bits PWM for Dot L2-CSR1 00h R/W Reserved pwm\_bri46 22Eh 00h 22Fh R/W pwm bri47 Reserved 00h pwm bri48 230h R/W Reserved 00h R/W Reserved pwm\_bri49 231h 00h 232h R/W Reserved pwm bri50 00h pwm\_bri51 233h R/W Reserved 00h R/W 8-bits PWM for Dot L2-CSG1 OR 16-bits PWM lower 8 bits [7:0] for Dot L1-CSB0 pwm bri52 234h 00h 235h R/W 8-bits PWM for Dot L2-CSB1 OR 16-bits PWM higher 8 bits [15:8] for Dot L1-CSB0 00h pwm\_bri53 pwm\_bri54 236h R/W 8-bits PWM for Dot L3-CSR0 OR 16-bits PWM lower 8 bits [7:0] for Dot L1-CSR1 00h pwm bri55 237h R/W 8-bits PWM for Dot L3-CSG0 OR 16-bits PWM higher 8 bits [15:8] for Dot L1-CSR1



Register Acronym	Address	Туре	D7	D6	D5	D4		D3	D2	D1	D0	Default
pwm_bri56	238h	R/W					Rese	erved				00h
pwm_bri57	239h	R/W					Rese	erved				00h
pwm_bri58	23Ah	R/W					Rese	erved				00h
pwm_bri59	23Bh	R/W					Rese	erved				00h
pwm_bri60	23Ch	R/W					Rese	erved				00h
pwm_bri61	23Dh	R/W					Rese	erved				00h
pwm_bri62	23Eh	R/W				8-bits PW	/M fo	r Dot L3-0	CSB0			00h
pwm_bri63	23Fh	R/W				8-bits PW	/M fo	r Dot L3-0	CSR1			00h
pwm_bri64	240h	R/W					Rese	erved				00h
pwm_bri65	241h	R/W					Rese	erved				00h
pwm_bri66	242h	R/W					Rese	erved				00h
pwm_bri67	243h	R/W					Rese	erved				00h
pwm_bri68	244h	R/W			16-bits I	PWM lower	r 8 bit	ts [7:0] for	Dot L1-CS	G1		00h
pwm_bri69	245h	R/W			16-bits P	WM higher	r 8 bit	s [15:8] fo	or Dot L1-C	SG1		00h
pwm_bri70	246h	R/W	8-bits	s PWM for	Dot L3-C	SG1 OR 1	6-bits	PWM lov	ver 8 bits [7	:0] for Dot	L1-CSB1	00h
pwm_bri71	247h	R/W							ner 8 bits [1			00h
pwm_bri72	248h	R/W							ver 8 bits [7			00h
pwm_bri73	249h	R/W	8-bits	PWM for [					ner 8 bits [1		t L2-CSR0	00h
pwm_bri74	24Ah	R/W			16-bits I	PWM lowe	r 8 bit	ts [7:0] for	Dot L2-CS	G0		00h
pwm_bri75	24Bh	R/W			16-bits P	WM higher	r 8 bit	s [15:8] fo	or Dot L2-C	SG0		00h
pwm_bri76	24Ch	R/W					Rese	erved				00h
pwm_bri77	24Dh	R/W					Rese	erved				00h
pwm_bri78	24Eh	R/W					Rese	erved				00h
pwm_bri79	24Fh	R/W						erved				00h
pwm_bri80	250h	R/W				8-bits PW	/M fo	r Dot L4-0	CSB0			00h
pwm_bri81	251h	R/W				8-bits PW	/M fo	r Dot L4-0	CSR1			00h
pwm_bri82	252h	R/W						erved				00h
pwm_bri83	253h	R/W					Rese	erved				00h
pwm_bri84	254h	R/W						erved				00h
pwm_bri85	255h	R/W						erved				00h
pwm_bri86	256h	R/W						erved				00h
pwm_bri87	257h	R/W						erved				00h
pwm_bri88	258h	R/W							ver 8 bits [7			00h
pwm_bri89	259h	R/W							ner 8 bits [1			00h
pwm_bri90	25Ah	R/W							ver 8 bits [7			00h
pwm_bri91	25Bh	R/W	8-bits	PWM for I	Dot L5-CS	G0 OR 16			ner 8 bits [1	5:8] for Do	t L2-CSR1	00h
pwm_bri92	25Ch	R/W						erved				00h
pwm_bri93	25Dh	R/W						erved				00h
pwm_bri94	25Eh	R/W						erved				00h
pwm_bri95	25Fh	R/W						erved				00h
pwm_bri96	260h	R/W						erved				00h
pwm_bri97	261h	R/W				0 1:: 5::		erved	2000			00h
pwm_bri98	262h	R/W						r Dot L5-0				00h
pwm_bri99	263h	R/W				8-bits PW		r Dot L5-0	SK1			00h
pwm_bri100	264h	R/W					Rese	erved				00h



Register Acronym	Address	Туре	D7	D6	D5	D4	D3	D2		D1	D0	Default
pwm_bri101	265h	R/W				F	Reserved					00h
pwm_bri102	266h	R/W				F	Reserved					00h
pwm_bri103	267h	R/W				F	Reserved					00h
pwm_bri104	268h	R/W			16-bits I	PWM lower 8	B bits [7:0]	for Dot L2	-CSG	1		00h
pwm_bri105	269h	R/W			16-bits P	WM higher 8	3 bits [15:	B] for Dot L	2-CS	<b>3</b> 1		00h
pwm_bri106	26Ah	R/W	8-bits	PWM for	Dot L5-C	SG1 OR 16-	bits PWM	lower 8 bi	ts [7:0	] for Dot l	_2-CSB1	00h
pwm_bri107	26Bh	R/W	8-bits	PWM for I	Dot L5-CS	B1 OR 16-b	its PWM	higher 8 bit	s [15:	8] for Dot	L2-CSB1	00h
pwm_bri108	26Ch	R/W	8-bits	PWM for	Dot L6-C	SR0 OR 16-	bits PWM	lower 8 bit	s [7:0	] for Dot L	_3-CSR0	00h
pwm_bri109	26Dh	R/W	8-bits	PWM for [	Dot L6-CS	G0 OR 16-b	its PWM	higher 8 bit	s [15:	8] for Dot	L3-CSR0	00h
pwm_bri110	26Eh	R/W			16-bits I	PWM lower 8	3 bits [7:0]	for Dot L3	-CSG	0		00h
pwm_bri111	26Fh	R/W			16-bits P	WM higher 8	3 bits [15:	B] for Dot L	3-CS(	30		00h
pwm_bri112	270h	R/W				F	Reserved					00h
pwm_bri113	271h	R/W				F	Reserved					00h
pwm_bri114	272h	R/W				F	Reserved					00h
pwm_bri115	273h	R/W					Reserved					00h
pwm_bri116	274h	R/W				8-bits PWN	/I for Dot I	_6-CSB0				00h
pwm_bri117	275h	R/W				8-bits PWN	/I for Dot I	_6-CSR1				00h
pwm_bri118	276h	R/W				F	Reserved					00h
pwm_bri119	277h	R/W				F	Reserved					00h
pwm_bri120	278h	R/W				F	Reserved					00h
pwm_bri121	279h	R/W				F	Reserved					00h
pwm_bri122	27Ah	R/W				F	Reserved					00h
pwm_bri123	27Bh	R/W				F	Reserved					00h
pwm_bri124	27Ch	R/W	8-bits	PWM for	Dot L6-C	SG1 OR 16-	bits PWM	lower 8 bi	ts [7:0	] for Dot l	_3-CSB0	00h
pwm_bri125	27Dh	R/W	8-bits	PWM for I		B1 OR 16-b					L3-CSB0	00h
pwm_bri126	27Eh	R/W				PWM lower 8						00h
pwm_bri127	27Fh	R/W			16-bits P	WM higher 8		B] for Dot L	3-CSF	₹1		00h
pwm_bri128	280h	R/W				F	Reserved					00h
pwm_bri129	281h	R/W					Reserved					00h
pwm_bri130	282h	R/W					Reserved					00h
pwm_bri131	283h	R/W					Reserved					00h
pwm_bri132	284h	R/W					Reserved					00h
pwm_bri133	285h	R/W					Reserved					00h
pwm_bri134	286h	R/W				8-bits PWN						00h
pwm_bri135	287h	R/W				8-bits PWN		.7-CSR1				00h
pwm_bri136	288h	R/W					Reserved					00h
pwm_bri137	289h	R/W					Reserved					00h
pwm_bri138	28Ah	R/W					Reserved					00h
pwm_bri139	28Bh	R/W					Reserved					00h
pwm_bri140	28Ch	R/W				PWM lower 8						00h
pwm_bri141	28Dh	R/W				WM higher 8						00h
pwm_bri142	28Eh	R/W				PWM lower 8						00h
pwm_bri143	28Fh	R/W				WM higher 8						00h
pwm_bri144	290h	R/W				PWM lower 8						00h
pwm_bri145	291h	R/W			16-bits P	WM higher 8	3 bits [15:	3 for Dot L	4-CSF	₹0		00h



Register Acronym	Address	Туре	D7 D6	D5	D4	D3	D2	D1	D0	Default
pwm_bri146	292h	R/W		16-bits	PWM lower	8 bits [7:0] for	Dot L4-CS	G0		00h
pwm_bri147	293h	R/W		16-bits F	WM higher	8 bits [15:8] fo	or Dot L4-CS	SG0		00h
pwm_bri148	294h	R/W			F	Reserved				00h
pwm_bri149	295h	R/W			F	Reserved				00h
pwm_bri150	296h	R/W			F	Reserved				00h
pwm_bri151	297h	R/W			F	Reserved				00h
pwm_bri152	298h	R/W			F	Reserved				00h
pwm_bri153	299h	R/W			F	Reserved				00h
pwm_bri154	29Ah	R/W			F	Reserved				00h
pwm_bri155	29Bh	R/W			F	Reserved				00h
pwm_bri156	29Ch	R/W			F	Reserved				00h
pwm_bri157	29Dh	R/W			F	Reserved				00h
pwm_bri158	29Eh	R/W			F	Reserved				00h
pwm_bri159	29Fh	R/W				Reserved				00h
pwm_bri160	2A0h	R/W				8 bits [7:0] fo				00h
pwm_bri161	2A1h	R/W				8 bits [15:8] fo				00h
pwm_bri162	2A2h	R/W				8 bits [7:0] for				00h
pwm_bri163	2A3h	R/W		16-bits F		8 bits [15:8] fo	or Dot L4-C	SR1		00h
pwm_bri164	2A4h	R/W			F	Reserved				00h
pwm_bri165	2A5h	R/W				Reserved				00h
pwm_bri166	2A6h	R/W				Reserved				00h
pwm_bri167	2A7h	R/W				Reserved				00h
pwm_bri168	2A8h	R/W				Reserved				00h
pwm_bri169	2A9h	R/W				Reserved				00h
pwm_bri170	2AAh	R/W				Reserved				00h
pwm_bri171	2ABh	R/W				Reserved				00h
pwm_bri172	2ACh	R/W				Reserved				00h
pwm_bri173	2ADh	R/W				Reserved				00h
pwm_bri174	2AEh	R/W				Reserved				00h
pwm_bri175	2AFh	R/W		40.14		Reserved	5 4			00h
pwm_bri176	2B0h	R/W				8 bits [7:0] for				00h
pwm_bri177	2B1h	R/W				8 bits [15:8] fo				00h
pwm_bri178	2B2h	R/W				8 bits [7:0] for				00h
pwm_bri179	2B3h	R/W				8 bits [15:8] fo				00h
pwm_bri180	2B4h	R/W				8 bits [7:0] for				00h
pwm_bri181	2B5h	R/W				8 bits [15:8] fo				00h
pwm_bri182	2B6h	R/W R/W				8 bits [7:0] for				00h 00h
pwm_bri183	2B7h			10-DIS F		8 bits [15:8] fo	טו טטו בס-כא	560		
pwm_bri184	2B8h	R/W				Reserved				00h
pwm_bri185	2B9h	R/W R/W				Reserved				00h 00h
pwm_bri186	2BAh					Reserved				
pwm_bri188	2BBh	R/W R/W				Reserved Reserved				00h 00h
pwm_bri188	2BCh	R/W								00h
pwm_bri189	2BDh					Reserved				
pwm_bri190	2BEh	R/W			ŀ	Reserved				00h



Register Acronym	Address	Туре	D7	D6	D5	D4	D3	D2	D1	D0	Default
pwm_bri191	2BFh	R/W			'	Re	served	•			00h
pwm_bri192	2C0h	R/W				Re	served				00h
pwm_bri193	2C1h	R/W				Re	served				00h
pwm_bri194	2C2h	R/W				Re	served				00h
pwm_bri195	2C3h	R/W				Re	served				00h
pwm_bri196	2C4h	R/W			16-bits PW	/M lower 8	bits [7:0] fo	Dot L5-CSE	30		00h
pwm_bri197	2C5h	R/W			16-bits PWI	√ higher 8 l	bits [15:8] fo	or Dot L5-CS	B0		00h
pwm_bri198	2C6h	R/W			16-bits PW	M lower 8	bits [7:0] fo	Dot L5-CSF	R1		00h
pwm_bri199	2C7h	R/W			16-bits PWN	/I higher 8 I	oits [15:8] fo	or Dot L5-CS	R1		00h
pwm_bri200	2C8h	R/W				Re	served				00h
pwm_bri201	2C9h	R/W				Re	served				00h
pwm_bri202	2CAh	R/W				Re	served				00h
pwm_bri203	2CBh	R/W				Re	served				00h
pwm_bri204	2CCh	R/W				Re	served				00h
pwm_bri205	2CDh	R/W				Re	served				00h
pwm_bri206	2CEh	R/W				Re	served				00h
pwm_bri207	2CFh	R/W				Re	served				00h
pwm_bri208	2D0h	R/W				Re	served				00h
pwm_bri209	2D1h	R/W				Re	served				00h
pwm_bri210	2D2h	R/W				Re	served				00h
pwm_bri211	2D3h	R/W				Re	served				00h
pwm_bri212	2D4h	R/W			16-bits PW	M lower 8	bits [7:0] for	Dot L5-CS	G1		00h
pwm_bri213	2D5h	R/W			16-bits PWN	/I higher 8 l	oits [15:8] fo	or Dot L5-CS	G1		00h
pwm_bri214	2D6h	R/W			16-bits PW	/M lower 8	bits [7:0] for	Dot L5-CSE	31		00h
pwm_bri215	2D7h	R/W			16-bits PWN	M higher 8 l	bits [15:8] fo	or Dot L5-CS	B1		00h
pwm_bri216	2D8h	R/W			16-bits PW	M lower 8	bits [7:0] for	Dot L6-CSF	₹0		00h
pwm_bri217	2D9h	R/W			16-bits PWN	/I higher 8 I	oits [15:8] fo	or Dot L6-CS	R0		00h
pwm_bri218	2DAh	R/W			16-bits PW	'M lower 8	bits [7:0] for	Dot L6-CS	30		00h
pwm_bri219	2DBh	R/W			16-bits PWN	/I higher 8 l	oits [15:8] fo	or Dot L6-CS	G0		00h
pwm_bri220	2DCh	R/W				Re	served				00h
pwm_bri221	2DDh	R/W				Re	served				00h
pwm_bri222	2DEh	R/W				Re	served				00h
pwm_bri223	2DFh	R/W				Re	served				00h
pwm_bri224	2E0h	R/W				Re	served				00h
pwm_bri225	2E1h	R/W				Re	served				00h
pwm_bri226	2E2h	R/W				Re	served				00h
pwm_bri227	2E3h	R/W				Re	served				00h
pwm_bri228	2E4h	R/W				Re	served				00h
pwm_bri229	2E5h	R/W				Re	served				00h
pwm_bri230	2E6h	R/W					served				00h
pwm_bri231	2E7h	R/W				Re	served				00h
pwm_bri232	2E8h	R/W			16-bits PW			Dot L6-CSE	30		00h
pwm_bri233	2E9h	R/W						or Dot L6-CS			00h
pwm bri234	2EAh	R/W						Dot L6-CSF			00h
pwm_bri235	2EBh	R/W						or Dot L6-CS			00h



Register Acronym	Address	Туре	D7	D6	D5	D4	D3	D2	D1	D0	Default
pwm_bri236	2ECh	R/W				Rese	erved				00h
pwm_bri237	2EDh	R/W				Rese	erved				00h
pwm_bri238	2EEh	R/W				Rese	erved				00h
pwm_bri239	2EFh	R/W				Rese	erved				00h
pwm_bri240	2F0h	R/W				Rese	erved				00h
pwm_bri241	2F1h	R/W		Reserved							00h
pwm_bri242	2F2h	R/W		Reserved							
pwm_bri243	2F3h	R/W				Rese	erved				00h
pwm_bri244	2F4h	R/W				Rese	erved				00h
pwm_bri245	2F5h	R/W				Rese	erved				00h
pwm_bri246	2F6h	R/W				Rese	erved				00h
pwm_bri247	2F7h	R/W				Rese	erved				00h
pwm_bri248	2F8h	R/W			16-bits PWI	M lower 8 bi	ts [7:0] for D	ot L6-CSG	1		00h
pwm_bri249	2F9h	R/W	16-bits PWM higher 8 bits [15:8] for Dot L6-CSG1							00h	
pwm_bri250	2FAh	R/W			16-bits PWI	M lower 8 bi	ts [7:0] for E	Oot L6-CSB	1		00h
pwm_bri251	2FBh	R/W		16-bits PWM higher 8 bits [15:8] for Dot L6-CSB1							

# 8 Register Maps

This section provides a summary of the register maps. For detailed register functions and descriptions, please refer to *LP5867 7x6 LED Matrix Driver Register Maps* .

表 8-1. Register Section/Block Access Type Codes

	ac o il regiote	n occion block Access Type occes
Access Type	Code	Description
Read Type		<u>'</u>
R	R	Read
RC	R	Read
	С	to Clear
R-0	R	Read
	-0	Returns 0
Write Type		
W	W	Write
W0CP	W	W
	0C	0 to clear
	Р	Requires privileged access
Reset or Default Value	<u>'</u>	
-n		Value after reset or the default value

Register Acronym	Address	Туре	D7	D6	D5	D4	D3	D2	D1	D0	Default
Chip_en	000h	R/W				Reserved				Chip_EN	00h
Dev_initial	001h	R/W	Reserved		Max_Lii	ne_Num		Data_R	ef_Mode	PWM_Fre	5Eh
Dev_config1	002h	R/W	Reserved	Reserved	Reserved	Reserved	SW_BLK	PWM_Sc ale_Mode	PWM_Ph ase_Shift	CS_ON_ Shift	00h
Dev_config2	003h	R/W	Comp_	Group3	Comp_	Group2	Comp_	Group1	LOD_rem oval	LSD_rem oval	00h
Dev_config3	004h	R/W	Down_I	Deghost	Up_D	eghost	Ма	ximum_Cur	rent	Up_Degh ost_enabl e	47h
Global_bri	005h	R/W				PWM_	Global			1	FFh
Group0_bri	006h	R/W				PWM_	Group1				FFh
Group1_bri	007h	R/W				PWM_	Group2				FFh
Group2_bri	008h	R/W		PWM_Group3						FFh	
R_current_set	009h	R/W	Reserved	- '						40h	
G_current_set	00Ah	R/W	Reserved				CC_Group2	2			40h
B_current_set	00Bh	R/W	Reserved				CC_Group3	3			40h
Dot_grp_sel0	00Ch	R/W		Rese	erved		Dot L0-C	SG0 group	Dot L0-CS	SR0 group	00h
Dot_grp_sel1	00Dh	R/W				Rese	erved				00h
Dot_grp_sel2	00Eh	R/W		Rese	erved		Dot L0-C	SR1 group	Dot L0-C	SB0 group	00h
Dot_grp_sel3	00Fh	R/W				Rese	erved				00h
Dot_grp_sel4	010h	R/W		Rese	erved		Dot L0-C	SB1 group	Dot L0-C	SG1 group	00h
Dot_grp_sel5	011h	R/W		Rese	erved		Dot L1-C	SG0 group	Dot L1-C	SR0 group	00h
Dot_grp_sel6	012h	R/W	Reserved						00h		
Dot_grp_sel7	013h	R/W	Reserved Dot L1-CSR1 group Dot L1-CSB0 group						00h		
Dot_grp_sel8	014h	R/W				Rese	erved		1		00h
Dot_grp_sel9	015h	R/W	Reserved Dot L1-CSB1 group Dot L1-CSG1 group							00h	
Dot_grp_sel10	016h	R/W		Rese	erved		Dot L2-C	SG0 group	Dot L2-C	SR0 group	00h



Register Acronym	Address	Туре	D7	D6	D5	D4		D3	D2	D1	D0	Default
Dot_grp_sel11	017h	R/W					Res	erved				00h
Dot_grp_sel12	018h	R/W		Res	erved			Dot L2-C	SR1 group	Dot L2-C	SB0 group	00h
Dot_grp_sel13	019h	R/W					Res	erved		1		00h
Dot_grp_sel14	01Ah	R/W		Res	erved			Dot L2-C	SB1 group	Dot L2-C	SG1 group	00h
Dot_grp_sel15	01Bh	R/W		Res	erved			Dot L3-C	SG0 group	Dot L3-C	SR0 group	00h
Dot_grp_sel16	01Ch	R/W					Res	erved		1		00h
Dot_grp_sel17	01Dh	R/W		Res	erved			Dot L3-C	SR1 group	Dot L3-C	SB0 group	00h
Dot_grp_sel18	01Eh	R/W					Res	erved				00h
Dot_grp_sel19	01Fh	R/W		Res	erved			Dot L3-C	SB1 group	Dot L3-C	SG1 group	00h
Dot_grp_sel20	020h	R/W		Res	erved			Dot L4-C	SG0 group	Dot L4-C	SR0 group	00h
Dot_grp_sel21	021h	R/W					Res	erved				00h
Dot_grp_sel22	022h	R/W		Res	erved			Dot L4-C	SR1 group	Dot L4-C	SB0 group	00h
Dot_grp_sel23	023h	R/W					Res	erved				00h
Dot_grp_sel24	024h	R/W		Res	erved			Dot L4-C	SB1 group	Dot L4-C	SG1 group	00h
Dot_grp_sel25	025h	R/W		Res	erved			Dot L5-C	SG0 group	Dot L5-C	SR0 group	00h
Dot_grp_sel26	026h	R/W					Res	⊥ erved				00h
Dot_grp_sel27	027h	R/W		Res	erved			Dot L5-C	SR1 group	Dot L5-C	SB0 group	00h
Dot_grp_sel28	028h	R/W					Res	⊥ erved				00h
Dot_grp_sel29	029h	R/W		Res	erved			Dot L5-C	SB1 group	Dot L5-C	SG1 group	00h
Dot_grp_sel30	02Ah	R/W		Res	erved			Dot L6-C	SG0 group	Dot L6-C	SR0 group	00h
Dot_grp_sel31	02Bh	R/W					Res	⊥ erved				00h
Dot_grp_sel32	02Ch	R/W		Res	erved			Dot L6-C	SR1 group	Dot L6-C	SB0 group	00h
Dot_grp_sel33	02Dh	R/W					Res	⊥ erved				00h
Dot_grp_sel34	02Eh	R/W		Res	erved			Dot L6-C	SB1 group	Dot L6-C	SG1 group	00h
Dot_onoff0	043h	R/W			F	Reserve	d	1	<u> </u>	Dot L0- CSG0 onoff	Dot L0- CSR0 onoff	FFh
Dot_onoff1	044h	R/W			F	Reserve	d			Dot L0- CSR1 onoff	Dot L0- CSB0 onoff	FFh
Dot_onoff2	045h	R/W			F	Reserve	d			Dot L0- CSB1 onoff	Dot L0- CSG1 onoff	03h
Dot_onoff3	046h	R/W			F	Reserve	d			Dot L1- CSG0 onoff	Dot L1- CSR0 onoff	FFh
Dot_onoff4	047h	R/W			F	Reserve	d			Dot L1- CSR1 onoff	Dot L1- CSB0 onoff	FFh
Dot_onoff5	048h	R/W			F	Reserve	d			Dot L1- CSB1 onoff	Dot L1- CSG1 onoff	03h
Dot_onoff6	049h	R/W			F	Reserve	d			Dot L2- CSG0 onoff	Dot L2- CSR0 onoff	FFh
Dot_onoff7	04Ah	R/W			F	Reserve	d			Dot L2- CSR1 onoff	Dot L2- CSB0 onoff	FFh
Dot_onoff8	04Bh	R/W			F	Reserve	d			Dot L2- CSB1 onoff	Dot L2- CSG1 onoff	03h



Register D7 D6 D5 D4 D3 D2 D1 D0 Default Address Type Acronym Dot L3-Dot L3-CSR0 Dot\_onoff9 04Ch R/W Reserved CSG0 FFh onoff onoff Dot L3-Dot L3-04Dh R/W Dot\_onoff10 Reserved CSR1 CSB0 FFh onoff onoff Dot L3-Dot L3-Dot\_onoff11 04Eh R/W Reserved CSB1 CSG1 03h onoff onoff Dot L4-Dot L4-Dot onoff12 04Fh R/W Reserved CSG0 CSR0 FFh onoff onoff Dot L4-Dot L4-Dot\_onoff13 050h R/W Reserved CSR1 CSB0 FFh onoff onoff Dot L4-Dot L4-Dot\_onoff14 051h R/W Reserved CSB1 CSG1 03h onoff onoff Dot L5-Dot L5-Dot\_onoff15 052h R/W Reserved CSG0 CSR0 FFh onoff onoff Dot L5-Dot L5-Dot\_onoff16 053h R/W Reserved CSR1 CSB0 **FFh** onoff onoff Dot L5-Dot L5-Dot\_onoff17 054h R/W Reserved 03h CSB1 CSG1 onoff onoff Dot L6-Dot L6-055h R/W Reserved CSG0 CSR0 FFh Dot\_onoff18 onoff onoff Dot L6-Dot L6-Dot\_onoff19 056h R/W Reserved CSR1 CSB0 **FFh** onoff onoff Dot L6-Dot L6-057h R/W Reserved CSB1 CSG1 03h Dot\_onoff20 onoff onoff Global L Global L Fault\_state 064h R Reserved 00h OD SD Dot L0-Dot L0-Dot\_lod0 065h R Reserved CSG0 CSR0 00h LOD LOD Dot L0-Dot L0-Dot\_lod1 066h R Reserved CSR1 CSB0 00h LOD LOD Dot L0-Dot L0-Dot\_lod2 067h R Reserved CSB1 CSG1 00h LOD LOD Dot L1-Dot L1-Dot\_lod3 068h R CSG0 CSR0 Reserved 00h LOD LOD Dot L1-Dot L1-Dot\_lod4 069h R Reserved CSR1 CSB0 00h LOD LOD Dot L1-Dot L1-Reserved 00h Dot\_lod5 06Ah R CSB1 CSG1 LOD LOD



Register Acronym	Address	Туре	D7	D6	D5	D4	D3	D2	D1	D0	Default
Dot_lod6	06Bh	R			Res	erved			Dot L2- CSG0 LOD	Dot L2- CSR0 LOD	00h
Dot_lod7	06Ch	R			Res	erved			Dot L2- CSR1 LOD	Dot L2- CSB0 LOD	00h
Dot_lod8	06Dh	R			Res	erved			Dot L2- CSB1 LOD	Dot L2- CSG1 LOD	00h
Dot_lod9	06Eh	R			Res	erved			Dot L3- CSG0 LOD	Dot L3- CSR0 LOD	00h
Dot_lod10	06Fh	R			Res	erved			Dot L3- CSR1 LOD	Dot L3- CSB0 LOD	00h
Dot_lod11	070h	R			Res	erved			Dot L3- CSB1 LOD	Dot L3- CSG1 LOD	00h
Dot_lod12	071h	R			Res	erved			Dot L4- CSG0 LOD	Dot L4- CSR0 LOD	00h
Dot_lod13	072h	R			Res	erved			Dot L4- CSR1 LOD	Dot L4- CSB0 LOD	00h
Dot_lod14	073h	R			Res	erved			Dot L4- CSB1 LOD	Dot L4- CSG1 LOD	00h
Dot_lod15	074h	R			Res	erved			Dot L5- CSG0 LOD	Dot L5- CSR0 LOD	00h
Dot_lod16	075h	R			Res	erved			Dot L5- CSR1 LOD	Dot L5- CSB0 LOD	00h
Dot_lod17	076h	R			Res	erved			Dot L5- CSB1 LOD	Dot L5- CSG1 LOD	00h
Dot_lod18	077h	R			Res	erved			Dot L6- CSG0 LOD	Dot L6- CSR0 LOD	00h
Dot_lod19	078h	R			Res	erved			Dot L6- CSR1 LOD	Dot L6- CSB0 LOD	00h
Dot_lod20	079h	R			Res	erved			Dot L6- CSB1 LOD	Dot L6- CSG1 LOD	00h
Dot_lsd0	086h	R			Res	erved			Dot L0- CSG0 LSD	Dot L0- CSR0 LSD	00h
Dot_lsd1	087h	R			Res	erved			Dot L0- CSR1 LSD	Dot L0- CSB0 LSD	00h
Dot_lsd2	088h	R			Res	erved			Dot L0- CSB1 LSD	Dot L0- CSG1 LSD	00h
Dot_lsd3	089h	R			Res	erved			Dot L1- CSG0 LSD	Dot L1- CSR0 LSD	00h



Register D7 D6 D5 D4 D3 D2 D1 D0 Default **Address** Type Acronym Dot L1-Dot L1-CSB0 Dot\_lsd4 08Ah R Reserved CSR1 00h LSD LSD Dot L1-Dot L1-08Bh Dot\_lsd5 R Reserved CSB1 CSG1 00h LSD LSD Dot L2-Dot L2-Dot\_lsd6 08Ch R Reserved CSG0 CSR0 00h LSD LSD Dot L2-Dot L2-Dot Isd7 08Dh R Reserved CSR1 CSB0 00h LSD LSD Dot L2-Dot L2-08Eh R CSB1 00h Dot\_lsd8 Reserved CSG1 LSD LSD Dot L3-Dot L3-Dot\_lsd9 08Fh R Reserved CSG0 CSR0 00h LSD LSD Dot L3-Dot L3-Dot\_lsd10 090h R Reserved CSR1 CSB0 00h LSD LSD Dot L3-Dot L3-Dot\_lsd11 091h R Reserved CSB1 CSG1 00h LSD LSD Dot L4-Dot L4-092h Reserved CSG0 CSR0 00h Dot\_lsd12 R LSD LSD Dot L4-Dot L4-093h Reserved CSB0 00h Dot\_lsd13 R CSR1 LSD LSD Dot L4-Dot L4-Dot\_lsd14 094h R Reserved CSB1 CSG1 00h LSD LSD Dot L5-Dot L5-095h R CSG0 CSR0 00h Dot\_lsd15 Reserved LSD LSD Dot L5-Dot L5-Dot\_lsd16 096h R Reserved CSR1 CSB0 00h LSD LSD Dot L5-Dot L5-Dot\_lsd17 097h R Reserved CSB1 CSG1 00h LSD LSD Dot L6-Dot L6-Dot Isd18 098h R Reserved CSG0 CSR0 00h LSD LSD Dot L6-Dot L6-Dot\_lsd19 099h Reserved CSR1 CSB0 00h R LSD LSD Dot L6-Dot L6-Dot\_lsd20 09Ah R Reserved CSB1 CSG1 00h LSD LSD LOD clear 0A7h W Reserved LOD Clear 00h LSD\_clear 0A8h W Reserved LSD Clear 00h Reset 0A9h W Reset 00h DC<sub>0</sub> 100h R/W LED dot current setting for Dot L0-CSR0 80h DC1 R/W LED dot current setting for Dot L0-CSG0 101h 80h



Register Acronym	Address	Туре	D7	D6	D5	D4		D3	D2	D1	D0	Default
DC2	102h	R/W					Rese	erved	I			80h
DC3	103h	R/W					Rese	erved				80h
DC4	104h	R/W					Rese	erved				80h
DC5	105h	R/W					Rese	erved				80h
DC6	106h	R/W					Rese	erved				80h
DC7	107h	R/W					Rese	erved				80h
DC8	108h	R/W			LE	O dot currer	nt set	ting for D	ot L0-CSB0			80h
DC9	109h	R/W			LEC	dot currer	nt sett	ting for De	ot L0-CSR1			80h
DC10	10Ah	R/W					Rese	erved				80h
DC11	10Bh	R/W					Rese	erved				80h
DC12	10Ch	R/W					Rese	erved				80h
DC13	10Dh	R/W					Rese	erved				80h
DC14	10Eh	R/W					Rese	erved				80h
DC15	10Fh	R/W					Rese	erved				80h
DC16	110h	R/W			LEC	dot currer	ıt sett	ting for Do	ot L0-CSG1			80h
DC17	111h	R/W			LE	O dot currer	nt set	ting for D	ot L0-CSB1			80h
DC18	112h	R/W			LEC	O dot currer	nt sett	ting for De	ot L1-CSR0			80h
DC19	113h	R/W			LEC	dot currer	t sett	ting for Do	ot L1-CSG0			80h
DC20	114h	R/W					Rese	erved				80h
DC21	115h	R/W					Rese	erved				80h
DC22	116h	R/W					Rese	erved				80h
DC23	117h	R/W					Rese	erved				80h
DC24	118h	R/W					Rese	erved				80h
DC25	119h	R/W					Rese	erved				80h
DC26	11Ah	R/W			LE	O dot currer	nt set	ting for D	ot L1-CSB0			80h
DC27	11Bh	R/W			LEC	O dot currer	nt sett	ting for De	ot L1-CSR1			80h
DC28	11Ch	R/W					Rese	erved				80h
DC29	11Dh	R/W					Rese	erved				80h
DC30	11Eh	R/W					Rese	erved				80h
DC31	11Fh	R/W					Rese	erved				80h
DC32	120h	R/W					Rese	erved				80h
DC33	121h	R/W					Rese	erved				80h
DC34	122h	R/W			LEC	dot currer	t sett	ting for Do	ot L1-CSG1			80h
DC35	123h	R/W			LE	O dot currer	nt set	ting for D	ot L1-CSB1			80h
DC36	124h	R/W			LED	O dot currer	nt sett	ting for De	ot L2-CSR0			80h
DC37	125h	R/W			LED	dot currer	ıt sett	ting for Do	ot L2-CSG0			80h
DC38	126h	R/W					Rese	erved				80h
DC39	127h	R/W					Rese	erved				80h
DC40	128h	R/W					Rese	erved				80h
DC41	129h	R/W					Rese	erved				80h
DC42	12Ah	R/W					Rese	erved				80h
DC43	12Bh	R/W					Rese	erved				80h
DC44	12Ch	R/W			LE	O dot currer	nt set	ting for D	ot L2-CSB0			80h
DC45	12Dh	R/W			LEC	O dot currer	nt sett	ting for D	ot L2-CSR1			80h
DC46	12Eh	R/W					Rese	erved				80h



Register Acronym	Address	Туре	D7	D6	D5	D4	D	3	D2	D1	D0	Default	
DC47	12Fh	R/W				F	Reserv	red .				80h	
DC48	130h	R/W				F	Reserv	red .				80h	
DC49	131h	R/W				F	Reserv	ed .				80h	
DC50	132h	R/W				F	Reserv	ed .				80h	
DC51	133h	R/W		Reserved									
DC52	134h	R/W		LED dot current setting for Dot L2-CSG1									
DC53	135h	R/W			LED	dot current	setting	g for Dot	L2-CSB1			80h	
DC54	136h	R/W			LED	dot current	setting	g for Dot	L3-CSR0			80h	
DC55	137h	R/W			LED	dot current	setting	g for Dot	L3-CSG0			80h	
DC56	138h	R/W				F	Reserv	ed .				80h	
DC57	139h	R/W				F	Reserv	ed				80h	
DC58	13Ah	R/W				F	Reserv	ed .				80h	
DC59	13Bh	R/W				F	Reserv	ed .				80h	
DC60	13Ch	R/W				F	Reserv	red .				80h	
DC61	13Dh	R/W				F	Reserv	ed				80h	
DC62	13Eh	R/W			LED	dot current	setting	g for Dot	L3-CSB0			80h	
DC63	13Fh	R/W		LED dot current setting for Dot L3-CSR1								80h	
DC64	140h	R/W		Reserved								80h	
DC65	141h	R/W		Reserved								80h	
DC66	142h	R/W				F	Reserv	red				80h	
DC67	143h	R/W		Reserved									
DC68	144h	R/W		Reserved								80h	
DC69	145h	R/W		Reserved								80h	
DC70	146h	R/W			LED	dot current	setting	g for Dot	L3-CSG1			80h	
DC71	147h	R/W				dot current	`					80h	
DC72	148h	R/W			LED	dot current	setting	g for Dot	L4-CSR0			80h	
DC73	149h	R/W			LED	dot current	setting	g for Dot	L4-CSG0			80h	
DC74	14Ah	R/W				F	Reserv	ed .				80h	
DC75	14Bh	R/W				F	Reserv	ed .				80h	
DC76	14Ch	R/W				F	Reserv	ed				80h	
DC77	14Dh	R/W					Reserv					80h	
DC78	14Eh	R/W					Reserv					80h	
DC79	14Fh	R/W					Reserv					80h	
DC80	150h	R/W				dot current	`					80h	
DC81	151h	R/W			LED	dot current			L4-CSR1			80h	
DC82	152h	R/W					Reserv					80h	
DC83	153h	R/W		Reserved								80h	
DC84	154h	R/W					Reserv					80h	
DC85	155h	R/W					Reserv					80h	
DC86	156h	R/W					Reserv					80h	
DC87	157h	R/W					Reserv					80h	
DC88	158h	R/W			LED	dot current	setting	g for Dot	L4-CSG1			80h	
DC89	159h	R/W			LED	dot current	setting	g for Dot	L4-CSB1			80h	
DC90	15Ah	R/W				dot current						80h	
DC91	15Bh	R/W		LED dot current setting for Dot L5-CSG0								80h	



Register Acronym	Address	Туре	D7	D6	D5	D4		D3	D2	D1	D0	Default	
DC92	15Ch	R/W					Res	erved				80h	
DC93	15Dh	R/W					Res	erved				80h	
DC94	15Eh	R/W					Res	erved				80h	
DC95	15Fh	R/W					Res	erved				80h	
DC96	160h	R/W					Res	erved				80h	
DC97	161h	R/W		Reserved									
DC98	162h	R/W		LED dot current setting for Dot L5-CSB0									
DC99	163h	R/W			LEC	dot curre	nt set	ting for Do	ot L5-CSR1			80h	
DC100	164h	R/W					Res	erved				80h	
DC101	165h	R/W					Res	erved				80h	
DC102	166h	R/W					Res	erved				80h	
DC103	167h	R/W					Res	erved				80h	
DC104	168h	R/W					Res	erved				80h	
DC105	169h	R/W					Res	erved				80h	
DC106	16Ah	R/W			LEC	dot curre	nt set	ting for Do	ot L5-CSG1			80h	
DC107	16Bh	R/W			LEC	dot curre	nt set	ting for Do	ot L5-CSB1			80h	
DC108	16Ch	R/W			LEC	dot curre	nt set	ting for Do	ot L6-CSR0			80h	
DC109	16Dh	R/W		LED dot current setting for Dot L6-CSG0								80h	
DC110	16Eh	R/W		Reserved								80h	
DC111	16Fh	R/W		Reserved								80h	
DC112	170h	R/W		Reserved								80h	
DC113	171h	R/W		Reserved								80h	
DC114	172h	R/W		Reserved								80h	
DC115	173h	R/W					Res	erved				80h	
DC116	174h	R/W			LED	dot curre	nt set	ting for Do	ot L6-CSB0			80h	
DC117	175h	R/W			LED	dot curre	nt set	ting for Do	ot L6-CSR1			80h	
DC118	176h	R/W					Res	erved				80h	
DC119	177h	R/W					Res	erved				80h	
DC120	178h	R/W					Res	erved				80h	
DC121	179h	R/W					Res	erved				80h	
DC122	17Ah	R/W					Res	erved				80h	
DC123	17Bh	R/W					Res	erved				80h	
DC124	17Ch	R/W			LEC	dot curre	nt set	ting for Do	ot L6-CSG1			80h	
DC125	17Dh	R/W			LEC	dot curre	nt set	ting for Do	ot L6-CSB1			80h	
pwm_bri0	200h	R/W	8-bit	s PWM f	or Dot L0-C	SR0 OR	16-bits	PWM lov	wer 8 bits [7:0	)] for Dot L	.0-CSR0	00h	
pwm_bri1	201h	R/W	8-bits	PWM fo	r Dot L0-C	SG0 OR 1	6-bits	PWM hig	her 8 bits [15	:8] for Dot	L0-CSR0	00h	
pwm_bri2	202h	R/W			16-bits	PWM low	er 8 bi	ts [7:0] fo	r Dot L0-CSG	60		00h	
pwm_bri3	203h	R/W		16-bits PWM higher 8 bits [15:8] for Dot L0-CSG0								00h	
pwm_bri4	204h	R/W		Reserved								00h	
pwm_bri5	205h	R/W					Res	erved				00h	
pwm_bri6	206h	R/W					Res	erved				00h	
pwm_bri7	207h	R/W					Res	erved				00h	
pwm_bri8	208h	R/W				8-bits P	NM fo	r Dot L0-	CSB0			00h	
pwm_bri9	209h	R/W				8-bits P	VM fo	r Dot L0-0	CSR1			00h	
pwm_bri10	20Ah	R/W					Res	erved				00h	



Register Acronym	Address	Туре	D7	D6	D5	D4	D3	D2	D1	D0	Default		
pwm_bri11	20Bh	R/W				Re	served				00h		
pwm_bri12	20Ch	R/W				Re	served				00h		
pwm_bri13	20Dh	R/W				Re	served				00h		
pwm_bri14	20Eh	R/W				Re	served				00h		
pwm_bri15	20Fh	R/W				Re	served				00h		
pwm_bri16	210h	R/W	8-bits	PWM for I	Oot L0-CSC	91 OR 16-b	its PWM low	er 8 bits [7:0	] for Dot L0	-CSB0	00h		
pwm_bri17	211h	R/W		8-bits PWM for Dot L0-CSB1 OR 16-bits PWM higher 8 bits [15:8] for Dot L0-CSB0									
pwm_bri18	212h	R/W					its PWM low	•			00h		
pwm_bri19	213h	R/W	8-bits I	PWM for D	ot L1-CSG		s PWM highe	er 8 bits [15:	8] for Dot L	0-CSR1	00h		
pwm_bri20	214h	R/W					served				00h		
pwm_bri21	215h	R/W					served				00h		
pwm_bri22	216h	R/W					served				00h		
pwm_bri23	217h	R/W					served				00h		
pwm_bri24	218h	R/W					served				00h		
pwm_bri25	219h	R/W					served				00h		
pwm_bri26	21Ah	R/W					for Dot L1-C				00h 00h		
pwm_bri27	21Bh	R/W		8-bits PWM for Dot L1-CSR1									
pwm_bri28	21Ch	R/W		Reserved  Reserved									
pwm_bri29	21Dh	R/W		Reserved									
pwm_bri30	21Eh 21Fh	R/W R/W		Reserved									
pwm_bri31	21FII 220h	R/W		16-bits PWM lower 8 bits [7:0] for Dot L0-CSG1									
pwm_bri32 pwm_bri33	220H	R/W		16-bits PWM higher 8 bits [15:8] for Dot L0-CSG1									
pwm_bri34	22111 222h	R/W	8_hite	8-bits PWM for Dot L1-CSG1 OR 16-bits PWM lower 8 bits [7:0] for Dot L0-CSB1									
pwm_bri35	223h	R/W					s PWM highe	-	-		00h 00h		
pwm_bri36	224h	R/W					its PWM low				00h		
pwm_bri37	225h	R/W					s PWM highe				00h		
pwm bri38	226h	R/W					bits [7:0] for				00h		
pwm bri39	227h	R/W					bits [15:8] for				00h		
pwm_bri40	228h	R/W					served				00h		
pwm_bri41	229h	R/W				Re	served				00h		
pwm_bri42	22Ah	R/W				Re	served				00h		
pwm_bri43	22Bh	R/W				Re	served				00h		
pwm_bri44	22Ch	R/W			8	-bits PWM	for Dot L2-C	SB0			00h		
pwm_bri45	22Dh	R/W			8	-bits PWM	for Dot L2-C	SR1			00h		
pwm_bri46	22Eh	R/W				Re	served				00h		
pwm_bri47	22Fh	R/W				Re	served				00h		
pwm_bri48	230h	R/W	Reserved							00h			
pwm_bri49	231h	R/W				Re	served				00h		
pwm_bri50	232h	R/W				Re	served				00h		
pwm_bri51	233h	R/W				Re	served				00h		
pwm_bri52	234h	R/W	8-bits	PWM for [	Oot L2-CSC	G1 OR 16-b	its PWM low	er 8 bits [7:0	] for Dot L1	-CSB0	00h		
pwm_bri53	235h	R/W	8-bits	PWM for D	ot L2-CSB	1 OR 16-bit	s PWM highe	er 8 bits [15:	8] for Dot L	1-CSB0	00h		
pwm_bri54	236h	R/W	8-bits PWM for Dot L3-CSR0 OR 16-bits PWM lower 8 bits [7:0] for Dot L1-CSR1							00h			
pwm_bri55	237h	R/W	8-bits I	PWM for D	ot L3-CSG	0 OR 16-bit	s PWM highe	er 8 bits [15:	8] for Dot L	1-CSR1	00h		



Register Acronym	Address	Туре	D7	D6	D5	D4		D3	D2	D1	D0	Default	
pwm_bri56	238h	R/W					Rese	erved			l l	00h	
pwm_bri57	239h	R/W				ı	Rese	erved				00h	
pwm_bri58	23Ah	R/W				I	Rese	erved				00h	
pwm_bri59	23Bh	R/W				I	Rese	erved				00h	
pwm_bri60	23Ch	R/W		Reserved									
pwm_bri61	23Dh	R/W		Reserved									
pwm_bri62	23Eh	R/W				8-bits PW	M fo	r Dot L3-C	SB0			00h	
pwm_bri63	23Fh	R/W				8-bits PW	M fo	r Dot L3-C	SR1			00h	
pwm_bri64	240h	R/W					Rese	erved				00h	
pwm_bri65	241h	R/W						erved				00h	
pwm_bri66	242h	R/W						erved				00h	
pwm_bri67	243h	R/W						erved				00h	
pwm_bri68	244h	R/W				PWM lower						00h	
pwm_bri69	245h	R/W				WM higher						00h	
pwm_bri70	246h	R/W				SG1 OR 16						00h	
pwm_bri71	247h	R/W				B1 OR 16-						00h	
pwm_bri72	248h	R/W				SR0 OR 16						00h	
pwm_bri73	249h	R/W	8-bits	PWM for E		G0 OR 16-			•		t L2-CSR0	00h	
pwm_bri74	24Ah	R/W				PWM lower						00h	
pwm_bri75	24Bh	R/W			16-bits P	WM higher			Dot L2-CS	SG0		00h	
pwm_bri76	24Ch	R/W						erved				00h	
pwm_bri77	24Dh	R/W						erved				00h	
pwm_bri78	24Eh	R/W		Reserved								00h	
pwm_bri79	24Fh	R/W						erved				00h	
pwm_bri80	250h	R/W				8-bits PW						00h	
pwm_bri81	251h	R/W				8-bits PW			SR1			00h	
pwm_bri82	252h	R/W						erved				00h	
pwm_bri83	253h	R/W						erved				00h	
pwm_bri84	254h	R/W						erved				00h	
pwm_bri85	255h	R/W						erved				00h	
pwm_bri86	256h	R/W						erved				00h	
pwm_bri87	257h	R/W	0.1.11	DIAMA 6	Datido			erved	0 1:4- 17	01 for Dod	10.0000	00h	
pwm_bri88	258h	R/W				SG1 OR 16						00h	
pwm_bri89	259h	R/W				B1 OR 16-						00h	
pwm_bri90	25Ah	R/W				SR0 OR 16						00h	
pwm_bri91	25Bh	R/W	8-DITS	PWW for L	Jot L5-CS	G0 OR 16-			er 8 bits [18	5:8] for Do	t L2-CSR1	00h	
pwm_bri92	25Ch	R/W						erved				00h	
pwm_bri93	25Dh	R/W	Reserved								00h		
pwm_bri94	25Eh	R/W		Reserved  Reserved								00h	
pwm_bri95	25Fh	R/W										00h	
pwm_bri96	260h	R/W						erved				00h	
pwm_bri97	261h	R/W						erved	CD0			00h	
pwm_bri98	262h	R/W						r Dot L5-C				00h	
pwm_bri99	263h	R/W				8-bits PW			5K1			00h	
pwm_bri100	264h	R/W				ļ	Kese	erved				00h	



Register Acronym	Address	Туре	D7	D6	D5	D4	D3		D2	D1	D0	Default	
pwm_bri101	265h	R/W				Re	served	I				00h	
pwm_bri102	266h	R/W				Re	eserved	l				00h	
pwm_bri103	267h	R/W				Re	eservec					00h	
pwm_bri104	268h	R/W			16-bits P	WM lower 8	bits [7:	0] for [	Oot L2-CSG	1		00h	
pwm_bri105	269h	R/W			16-bits PV	VM higher 8	bits [15	:8] for	Dot L2-CS	<b>3</b> 1		00h	
pwm_bri106	26Ah	R/W	8-bits	8-bits PWM for Dot L5-CSG1 OR 16-bits PWM lower 8 bits [7:0] for Dot L2-CSB1									
pwm_bri107	26Bh	R/W	8-bits F	8-bits PWM for Dot L5-CSB1 OR 16-bits PWM higher 8 bits [15:8] for Dot L2-CSB1									
pwm_bri108	26Ch	R/W	8-bits	PWM for	Dot L6-CS	SR0 OR 16-b	its PW	M lowe	er 8 bits [7:0	] for Dot L3	3-CSR0	00h	
pwm_bri109	26Dh	R/W	8-bits F	WM for E	ot L6-CS	G0 OR 16-bi	s PWN	1 highe	er 8 bits [15:	8] for Dot L	.3-CSR0	00h	
pwm_bri110	26Eh	R/W				WM lower 8						00h	
pwm_bri111	26Fh	R/W			16-bits PV	VM higher 8	bits [15	5:8] for	Dot L3-CS	<b>3</b> 0		00h	
pwm_bri112	270h	R/W				Re	eserved	l				00h	
pwm_bri113	271h	R/W				Re	eserved					00h	
pwm_bri114	272h	R/W				Re	eserved	l				00h	
pwm_bri115	273h	R/W				Re	eserved	l				00h	
pwm_bri116	274h	R/W				8-bits PWM	for Dot	L6-CS	SB0			00h	
pwm_bri117	275h	R/W				8-bits PWM	for Dot	L6-CS	SR1			00h	
pwm_bri118	276h	R/W				Re	eserved	l				00h	
pwm_bri119	277h	R/W				Re	eserved	l				00h	
pwm_bri120	278h	R/W				Re	eserved	l				00h	
pwm_bri121	279h	R/W				Re	eserved	l				00h	
pwm_bri122	27Ah	R/W				Re	eserved					00h	
pwm_bri123	27Bh	R/W		Reserved								00h	
pwm_bri124	27Ch	R/W	8-bits	8-bits PWM for Dot L6-CSG1 OR 16-bits PWM lower 8 bits [7:0] for Dot L3-CSB0								00h	
pwm_bri125	27Dh	R/W	8-bits F	PWM for E	Oot L6-CS	B1 OR 16-bi	s PWM	1 highe	r 8 bits [15:	8] for Dot L	.3-CSB0	00h	
pwm_bri126	27Eh	R/W			16-bits F	WM lower 8	bits [7:	0] for [	Oot L3-CSR	1		00h	
pwm_bri127	27Fh	R/W			16-bits P\	VM higher 8	bits [15	:8] for	Dot L3-CSF	₹1		00h	
pwm_bri128	280h	R/W				Re	eserved	l				00h	
pwm_bri129	281h	R/W				Re	eserved	l				00h	
pwm_bri130	282h	R/W				Re	eserved	l				00h	
pwm_bri131	283h	R/W				Re	eserved	l				00h	
pwm_bri132	284h	R/W				Re	eserved					00h	
pwm_bri133	285h	R/W				Re	eserved	l				00h	
pwm_bri134	286h	R/W				8-bits PWM	for Dot	L7-C	SB0			00h	
pwm_bri135	287h	R/W				8-bits PWM	for Dot	L7-CS	SR1			00h	
pwm_bri136	288h	R/W				Re	eserved					00h	
pwm_bri137	289h	R/W				Re	eserved	l				00h	
pwm_bri138	28Ah	R/W				Re	eserved	l				00h	
pwm_bri139	28Bh	R/W		Reserved							00h		
pwm_bri140	28Ch	R/W		16-bits PWM lower 8 bits [7:0] for Dot L3-CSG1							00h		
pwm_bri141	28Dh	R/W		16-bits PWM higher 8 bits [15:8] for Dot L3-CSG1							00h		
pwm_bri142	28Eh	R/W			16-bits F	WM lower 8	bits [7:	0] for [	Oot L3-CSB	1		00h	
pwm_bri143	28Fh	R/W			16-bits P\	VM higher 8	bits [15	5:8] for	Dot L3-CSI	31		00h	
pwm_bri144	290h	R/W			16-bits F	WM lower 8	bits [7:	0] for [	Oot L4-CSR	0		00h	
pwm_bri145	291h	R/W			16-bits P\	VM higher 8	bits [15	5:8] for	Dot L4-CSF	₹0		00h	



Register Acronym	Address	Туре	D7	D6	D5	D4	D3		D2	D1	DO	)	Default
pwm_bri146	292h	R/W			16-bits F	WM lower	8 bits [7:0]	for Do	ot L4-CS	30			00h
pwm_bri147	293h	R/W			16-bits P\	NM higher	8 bits [15:8	8] for E	ot L4-CS	G0			00h
pwm_bri148	294h	R/W					Reserved						00h
pwm_bri149	295h	R/W		Reserved									
pwm_bri150	296h	R/W		Reserved									
pwm_bri151	297h	R/W		Reserved									
pwm_bri152	298h	R/W				l	Reserved						00h
pwm_bri153	299h	R/W				ļ	Reserved						00h
pwm_bri154	29Ah	R/W				ļ	Reserved						00h
pwm_bri155	29Bh	R/W				ļ	Reserved						00h
pwm_bri156	29Ch	R/W				I	Reserved						00h
pwm_bri157	29Dh	R/W				I	Reserved						00h
pwm_bri158	29Eh	R/W				I	Reserved						00h
pwm_bri159	29Fh	R/W					Reserved						00h
pwm_bri160	2A0h	R/W			16-bits F	PWM lower	8 bits [7:0	] for D	ot L4-CSE	30			00h
pwm_bri161	2A1h	R/W			16-bits P\	WM higher	8 bits [15:	8] for E	Oot L4-CS	BB0			00h
pwm_bri162	2A2h	R/W			16-bits F	WM lower	8 bits [7:0]	] for D	ot L4-CSF	R1			00h
pwm_bri163	2A3h	R/W			16-bits P\	VM higher	8 bits [15:8	8] for E	ot L4-CS	R1			00h
pwm_bri164	2A4h	R/W					Reserved						00h
pwm_bri165	2A5h	R/W		Reserved									00h
pwm_bri166	2A6h	R/W		Reserved									00h
pwm_bri167	2A7h	R/W		Reserved									00h
pwm_bri168	2A8h	R/W		Reserved									00h
pwm_bri169	2A9h	R/W					Reserved						00h
pwm_bri170	2AAh	R/W				1	Reserved						00h
pwm_bri171	2ABh	R/W				-	Reserved						00h
pwm_bri172	2ACh	R/W				-	Reserved						00h
pwm_bri173	2ADh	R/W					Reserved						00h
pwm_bri174	2AEh	R/W					Reserved						00h
pwm_bri175	2AFh	R/W				ļ	Reserved						00h
pwm_bri176	2B0h	R/W			16-bits F	WM lower	8 bits [7:0]	] for Do	ot L4-CS0	<b>3</b> 1			00h
pwm_bri177	2B1h	R/W			16-bits P\	VM higher	8 bits [15:8	8] for E	ot L4-CS	G1			00h
pwm_bri178	2B2h	R/W			16-bits F	PWM lower	8 bits [7:0	] for D	ot L4-CSE	31			00h
pwm_bri179	2B3h	R/W			16-bits P\	WM higher	8 bits [15:	8] for E	Oot L4-CS	B1			00h
pwm_bri180	2B4h	R/W			16-bits F	WM lower	8 bits [7:0]	] for Do	ot L5-CSF	₹0			00h
pwm_bri181	2B5h	R/W			16-bits P\	WM higher	8 bits [15:8	8] for E	Oot L5-CS	R0			00h
pwm_bri182	2B6h	R/W			16-bits F	WM lower	8 bits [7:0]	] for Do	ot L5-CS0	<b>3</b> 0			00h
pwm_bri183	2B7h	R/W		16-bits PWM higher 8 bits [15:8] for Dot L5-CSG0									00h
pwm_bri184	2B8h	R/W		Reserved									00h
pwm_bri185	2B9h	R/W				I	Reserved						00h
pwm_bri186	2BAh	R/W				1	Reserved						00h
pwm_bri187	2BBh	R/W				1	Reserved						00h
pwm_bri188	2BCh	R/W				l	Reserved						00h
pwm_bri189	2BDh	R/W					Reserved						00h
pwm_bri190	2BEh	R/W					Reserved						00h



Register Acronym	Address	Туре	D7	D6	D5	D4	D3	D2	D1	D0	Default	
pwm_bri191	2BFh	R/W				Re	served				00h	
pwm_bri192	2C0h	R/W				Re	served				00h	
pwm_bri193	2C1h	R/W				Re	served				00h	
pwm_bri194	2C2h	R/W				Re	served				00h	
pwm_bri195	2C3h	R/W		Reserved								
pwm_bri196	2C4h	R/W		16-bits PWM lower 8 bits [7:0] for Dot L5-CSB0								
pwm_bri197	2C5h	R/W			16-bits PWN	∕l higher 8 l	oits [15:8] fo	or Dot L5-CS	B0		00h	
pwm_bri198	2C6h	R/W			16-bits PW	M lower 8 l	bits [7:0] for	Dot L5-CSF	R1		00h	
pwm_bri199	2C7h	R/W			16-bits PWN	/I higher 8 b	oits [15:8] fo	or Dot L5-CS	R1		00h	
pwm_bri200	2C8h	R/W				Re	served				00h	
pwm_bri201	2C9h	R/W				Re	served				00h	
pwm_bri202	2CAh	R/W				Re	served				00h	
pwm_bri203	2CBh	R/W				Re	served				00h	
pwm_bri204	2CCh	R/W				Re	served				00h	
pwm_bri205	2CDh	R/W				Re	served				00h	
pwm_bri206	2CEh	R/W				Re	served				00h	
pwm_bri207	2CFh	R/W				Re	served				00h	
pwm_bri208	2D0h	R/W				Re	served				00h	
pwm_bri209	2D1h	R/W				Re	served				00h	
pwm_bri210	2D2h	R/W				Re	served				00h	
pwm_bri211	2D3h	R/W				Re	served				00h	
pwm_bri212	2D4h	R/W			16-bits PW	M lower 8 I	oits [7:0] for	Dot L5-CS	G1		00h	
pwm_bri213	2D5h	R/W			16-bits PWN	/I higher 8 k	oits [15:8] fo	or Dot L5-CS	G1		00h	
pwm_bri214	2D6h	R/W			16-bits PW	/M lower 8	bits [7:0] for	Dot L5-CSE	31		00h	
pwm_bri215	2D7h	R/W			16-bits PWN	M higher 8 l	oits [15:8] fo	or Dot L5-CS	B1		00h	
pwm_bri216	2D8h	R/W			16-bits PW	M lower 8 l	bits [7:0] for	Dot L6-CSF	₹0		00h	
pwm_bri217	2D9h	R/W			16-bits PWN	Л higher 8 b	oits [15:8] fo	or Dot L6-CS	R0		00h	
pwm_bri218	2DAh	R/W			16-bits PW	M lower 8 I	oits [7:0] for	Dot L6-CS	30		00h	
pwm_bri219	2DBh	R/W			16-bits PWN	л higher 8 b	oits [15:8] fo	or Dot L6-CS	G0		00h	
pwm_bri220	2DCh	R/W				Re	served				00h	
pwm_bri221	2DDh	R/W				Re	served				00h	
pwm_bri222	2DEh	R/W				Re	served				00h	
pwm_bri223	2DFh	R/W				Re	served				00h	
pwm_bri224	2E0h	R/W				Re	served				00h	
pwm_bri225	2E1h	R/W				Re	served				00h	
 pwm_bri226	2E2h	R/W					served				00h	
pwm_bri227	2E3h	R/W					served				00h	
pwm_bri228	2E4h	R/W				Re	served				00h	
pwm_bri229	2E5h	R/W					served				00h	
pwm_bri230	2E6h	R/W					served				00h	
pwm_bri231	2E7h	R/W					served				00h	
pwm_bri232	2E8h	R/W			16-bits PW			Dot L6-CSE	30		00h	
pwm bri233	2E9h	R/W						or Dot L6-CS			00h	
pwm_bri234	2EAh	R/W						Dot L6-CSF			00h	
pwm_bri235	2EBh	R/W			16-bits PWN						00h	



Register Acronym	Address	Туре	D7	D6	D5	D4	D3	D2	D1	D0	Default		
pwm_bri236	2ECh	R/W				Rese	erved	•	•		00h		
pwm_bri237	2EDh	R/W				Rese	erved				00h		
pwm_bri238	2EEh	R/W				Rese	erved				00h		
pwm_bri239	2EFh	R/W				Rese	erved				00h		
pwm_bri240	2F0h	R/W				Rese	erved				00h		
pwm_bri241	2F1h	R/W		Reserved									
pwm_bri242	2F2h	R/W		Reserved									
pwm_bri243	2F3h	R/W		Reserved									
pwm_bri244	2F4h	R/W				Rese	erved				00h		
pwm_bri245	2F5h	R/W				Rese	erved				00h		
pwm_bri246	2F6h	R/W				Rese	erved				00h		
pwm_bri247	2F7h	R/W				Rese	erved				00h		
pwm_bri248	2F8h	R/W			16-bits PWI	M lower 8 bi	ts [7:0] for E	Oot L6-CSG	1		00h		
pwm_bri249	2F9h	R/W		16-bits PWM higher 8 bits [15:8] for Dot L6-CSG1									
pwm_bri250	2FAh	R/W			16-bits PW	M lower 8 bi	ts [7:0] for [	Oot L6-CSB	1		00h		
pwm_bri251	2FBh	R/W		16-bits PWM higher 8 bits [15:8] for Dot L6-CSB1									

# 9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 9.1 Application Information

The LP5867 integrates 6 constant current sinks with 7 switching FETs and one LP5867 can drive up to 42 LED dots or 14 RGB pixels and achieve great dimming effect. In smart home, gaming keyboards, and other human-machine interaction applications, the device can greatly improve user experience with small amount of components.

## 9.2 Typical Application

## 9.2.1 Application

☑ 9-1 shows an example of typical application, which uses one LP5867 to drive 14 common-anode RGB LEDs through I<sup>2</sup>C communication.




図 9-1. Typical Application - LP5867 Driving RGB LEDs (42 LED Dots)

59



#### 9.2.2 Design Requirements

表 9-1. Design Parameters

PARAMETER	VALUE
VCC / VIO	3.3V
VLED	5V
RGB LED count	14
Scan number	7
Interface	I <sup>2</sup> C
LED maximum average current (red, green, blue)	4mA, 3mA, 2mA
LED maximum peak current (red, green, blue)	44mA, 33mA, 22mA

#### 9.2.3 Detailed Design Procedure

LP5867 requires an external capacitor  $C_{VCAP}$ , whose value is  $1\mu F$  connected from  $V_{CAP}$  to GND for proper operation of internal LDO. The device must be placed as close to the device as possible.

TI recommends that 1- $\mu$ F capacitors be placed between VCC / VLED with GND, and a 1nF capacitor placed between VIO with GND. Place the capacitors as close to the device as possible.

Pull-up resistors  $R_{pull-up}$  are requirement for SCL and SDA when using  $I^2C$  as communication method. In typical applications, TI recommends  $1.8k\Omega$  to  $4.7k\Omega$  resistors.

To decrease thermal dissipation from device to ambient, resistors  $R_{CS}$  can optionally be placed in serial with the LED. Voltage drop on these resistors must left enough margins for VSAT to ensure the device works normally.

#### 9.2.3.1 Program Procedure

When selecting data refresh Mode 1, outputs are refreshed instantly after data is received.

When selecting data refresh Mode 2/3, VSYNC signal is required for synchronized display. Programming flow is showed as  $\boxtimes$  9-2. To display full pixel of last frame, VSYNC pulse must be sent to the device after the end of last PWM. Time between two pulses  $t_{SYNC}$  must be larger than the whole PWM time of all Dots  $t_{frame}$ . Common selection like 60Hz, 90Hz, 120Hz or even higher refresh frequency can be supported. High pulse width longer than  $t_{SYNC\_H}$  is required at the beginning of each VSYNC frame, and data must not be write to PWM registers during high pulse width.




図 9-2. Program Procedure

Copyright © 2024 Texas Instruments Incorporated

#### 9.2.4 Application Performance Plots

The following figures show the application performance plots.




図 9-3. Scan Lines and Current Sinks Waveforms of SW0, SW1, CSR0(CS0), CSG0(CS1)






図 9-4. Scan Lines and Current Sinks Waveforms of SW0, SW1, CSR0(CS0), CSG0(CS1)




PWM frequency = 125kHz



Switch blank time  $t_{SW\_BLK} = 0.5 \mu s$ 

図 9-5. Scan Lines and Current Sinks Waveforms of SW0, SW1, CSR0(CS0), CSG0(CS1)



Switch blank time  $t_{SW\_BLK} = 1 \mu s$ 

図 9-7. Scan Lines Switching Waveforms of SW0, SW1, SW2





図 9-6. Scan Lines Switching Waveforms of SW0,

**SW1, SW2** 

PWM\_Phase\_Shift = 0h

図 9-8. PWM Phase Shift Disabled





## 9.3 Power Supply Recommendations

#### 9.3.1 VDD Input Supply Recommendations

LP5867 is designed to operate from a 2.7V to 5.5V VDD voltage supply. This input supply must be well regulated and be able to provide the peak current required by the LED matrix. The resistance of the VDD supply rail must be low enough such that the input current transient does not cause the LP5867 VDD supply voltage to drop below the maximum POR voltage.

#### 9.3.2 VLED Input Supply Recommendations

LP5867 is designed to operate with a 2.7V to 5.5V VLED voltage supply. The VLED supply must be well regulated and able to provide the peak current required by the LED configuration without voltage drop, under load transients like start-up or rapid brightness change. The resistance of the input supply rail must be low enough so that the input current transient does not cause the VLED supply voltage to drop below LED  $V_f$  + VSAT voltage.

#### 9.3.3 VIO Input Supply Recommendations

LP5867 is designed to operate with a 1.65V to 5.5V VIO\_EN voltage supply. The VIO\_EN supply must be well regulated and able to provide the peak current required by the LED configuration without voltage drop under load transients like startup or rapid brightness change.

## 9.4 Layout

#### 9.4.1 Layout Guidelines

Below guidelines for layout design can help to get a better on-board performance.

- The decoupling capacitors C<sub>VCC</sub> and C<sub>VLED</sub> for power supply must be close to the chip to have minimized the
  impact of high-frequency noise and ripple from power. C<sub>VCAP</sub> for internal LDO must be put as close to chip as
  possible. GND plane connections to C<sub>VLED</sub> and GND pins must be on TOP layer copper with multiple vias
  connecting to system ground plane. C<sub>VIO</sub> for internal enable block also must be put as close to chip as
  possible.
- The exposed thermal pad must be well soldered to the board, which can have better mechanical reliability.
   This action can optimize heat transfer so that increasing thermal performance. The AGND pin must be connected to thermal pad and system ground.
- The major heat flow path from the package to the ambient is through copper on the PCB. Several methods
  can help thermal performance. Below exposed thermal pad of the device, putting much vias through the PCB
  to other ground layer can dissipate more heat. Maximizing the copper coverage on the PCB can increase the
  thermal conductivity of the board.
- Low inductive and resistive path of switch load loop can help to provide a high slew rate. Therefore, path of VLED – SWx must be short and wide and avoid parallel wiring and narrow trace. Transient current in SWx pins is much larger than CSy pins, so that trace for SWx must be wider than CSy.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated



# 9.4.2 Layout Example




図 9-10. LP5867 Layout Example



# 10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

#### 10.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

## 10.2 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

#### 10.3 Trademarks

テキサス・インスツルメンツ E2E<sup>™</sup> is a trademark of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

#### 10.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

#### 10.5 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

## 11 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

#### Changes from Revision \* (February 2024) to Revision A (April 2024)

Page



# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

65




# YBH0024-C02

## **PACKAGE OUTLINE**

## DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.



資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated




## **EXAMPLE BOARD LAYOUT**

## YBH0024-C02

## DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).






## **EXAMPLE STENCIL DESIGN**

# YBH0024-C02

## DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated www.ti.com 8-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
LP5867YBHR	Active	Production	DSBGA (YBH)   24	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	LP5867
LP5867YBHR.A	Active	Production	DSBGA (YBH)   24	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	LP5867

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日: 2025 年 10 月