


xx555 高精度タイマ

1 特長

- マイクロ秒単位から時間単位までのタイミング
- 非安定または単安定動作
- デューティサイクルを変更可能
- 最大 200mA のシンクまたはソースが可能な TTL 互換出力
- MIL-PRF-38535 準拠の製品については、特に記述のない限り、すべてのパラメータはテスト済みです。その他のすべての製品については、量産プロセスにすべてのパラメータのテストが含まれているとは限りません。

2 アプリケーション

- パルス整形回路
- ミッシングパルス検出器
- パルス幅変調器
- パルス位置変調器
- シーケンシャルタイマ
- パルスジェネレータ
- 周波数分周器
- 産業用制御



概略回路図

3 概要

Nx555 および Sx555 デバイスは、正確な時間遅延の生成または発振が可能な高精度のタイミング回路です。時間遅延 (単安定) 動作モードでは、時間間隔は 1 つの外付け抵抗およびコンデンサの回路網によって制御されます。非安定動作モードでは、周波数とデューティサイクルは 2 つの外付け抵抗と 1 つの外付けコンデンサで独立して制御されます。

各タイマのトリガ レベルは電源電圧の約 1/3、スレッシュホールドレベルは電源電圧の約 2/3 です。これらの電圧レベルは、制御電圧ピン (CONT) を使用して変更できます。トリガ入力 (TRIG) がトリガ レベルより低くなると、フリップフロップがセットされ、出力は HIGH になります。TRIG がトリガ レベルより高く、かつスレッシュホールド入力 (THRES) がスレッシュホールド レベルより高くなると、フリップフロップはリセットされ、出力は LOW になります。リセット入力 (RESET) は他のいかなる入力よりも優先され、新しいタイミングサイクルの開始に使用されます。RESET を LOW にすると、フリップフロップはリセットされ、出力は LOW になります。出力が LOW のときは常に、放電ピン (DISCH) とグラウンドピン (GND) との間に低インピーダンス経路が形成されます。誤トリガを防止するため、未使用の入力はすべて、適切なロジックレベルに接続します。

出力回路は、最大 200mA の電流をシンクまたはソースでできます。5V ~ 15V の電源電圧で動作が規定されています。5V 電源では、出力レベルは TTL 入力と互換性があります。

製品情報

部品番号	動作温度範囲	パッケージ (1)
NA555	$T_A = -40^{\circ}\text{C} \sim +105^{\circ}\text{C}$	D (SOIC, 8)
		P (PDIP, 8)
NE555	$T_A = 0^{\circ}\text{C} \sim 70^{\circ}\text{C}$	D (SOIC, 8)
		P (PDIP, 8)
		PS (SO, 8) PW (TSSOP, 8)
SA555	$T_A = -40^{\circ}\text{C} \sim +85^{\circ}\text{C}$	D (SOIC, 8)
		P (PDIP, 8)
SE555	$T_A = -55^{\circ}\text{C} \sim +125^{\circ}\text{C}$	D (SOIC, 8)
		FK (LCCC, 20)
		JG (CDIP, 8)
		P (PDIP, 8)

(1) 詳細については、[セクション 10](#) を参照してください。




Table of Contents


1 特長	1	6.3 Feature Description.....	12
2 アプリケーション	1	6.4 Device Functional Modes.....	14
3 概要	1	7 Applications and Implementation	15
4 Pin Configuration and Functions	3	7.1 Application Information.....	15
5 Specifications	4	7.2 Typical Applications.....	15
5.1 Absolute Maximum Ratings.....	4	7.3 Power Supply Recommendations.....	19
5.2 ESD Ratings.....	4	8 Device and Documentation Support	20
5.3 Recommended Operating Conditions.....	4	8.1 ドキュメントの更新通知を受け取る方法.....	20
5.4 Thermal Information.....	5	8.2 サポート・リソース.....	20
5.5 Electrical Characteristics.....	5	8.3 Trademarks.....	20
5.6 Switching Characteristics.....	8	8.4 静電気放電に関する注意事項.....	20
5.7 Typical Characteristics.....	9	8.5 用語集.....	20
6 Detailed Description	11	9 Revision History	20
6.1 Overview.....	11	10 Mechanical, Packaging, and Orderable Information	21
6.2 Functional Block Diagram.....	11		

4 Pin Configuration and Functions

NA555...D OR P PACKAGE
 NE555...D, P, PS, OR PW PACKAGE
 SA555...D OR P PACKAGE
 SE555...D, JG, OR P PACKAGE
 (TOP VIEW)



SE555...FK PACKAGE
 (TOP VIEW)



NC – No internal connection

表 4-1. Pin Functions

NAME	PIN		TYPE	DESCRIPTION
	NO.			
	D (SOIC), P (PDIP), PS (SO), PW (TSSOP), JG (CDIP)	FK (LCCC)		
CONT	5	12	Input/output	Controls comparator thresholds, Outputs $2/3 \times V_{CC}$, allows bypass capacitor connection
DISCH	7	17	Output	Open collector output to discharge timing capacitor
GND	1	2	—	Ground
NC	—	1, 3, 4, 6, 8, 9, 11, 13, 14, 16, 18, 19	—	No internal connection
OUT	3	7	Output	High current timer output signal
RESET	4	10	Input	Active low reset input forces output and discharge low.
THRES	6	15	Input	End of timing input. THRES > CONT sets output low and discharge low
TRIG	2	5	Input	Start of timing input. TRIG < $1/2$ CONT sets output high and discharge open
V _{CC}	8	20	—	Input supply voltage, 4.5V to 16V. SE555 maximum is 18V.

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage ⁽²⁾		18	V
V _I	Input voltage	CONT, RESET, THRES, TRIG		V _{CC} V
I _O	Output current		±225	mA
T _J	Operating virtual junction temperature		150	°C
	Case temperature for 60 seconds	FK package	260	°C
	Lead temperature 1.6mm (1/16 inch) from case	JG package, 60 seconds	300	°C
T _{stg}	Storage temperature	-65	150	°C

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) All voltage values are with respect to GND.

5.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±500	V
		Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1500	

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT	
V _{CC}	Supply voltage	NA555, NE555, SA555	4.5	16	V
		SE555	4.5	18	
I _O	Output current		±200	mA	
T _A	Operating free-air temperature	NA555	-40	105	°C
		NE555	0	70	
		SA555	-40	85	
		SE555	-55	125	

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		NA556, NE556, SA555, SE555	SE555		NA555, NE555	NE555		UNIT
		D (SOIC)	FK (LCCC)	JG (CDIP)	P (PDIP)	PS (SO)	PW (TSSOP)	
		8 PINS	20 PINS	8 PINS	8 PINS	8 PINS	8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	125.4	92.2	125.0	98.5	124.5	164.2	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	64.9	67.6	73.3	77.8	61.2	70.5	°C/W
R _{θJB}	Junction-to-board thermal resistance	73.2	66.7	114.9	61.0	79.3	104.8	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	14.3	61.6	44.4	43.9	16.5	8.2	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	72.1	66.5	106.6	60.3	77.8	103.1	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	14.2	29.3	N/A	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC package thermal metrics](#) application report.

5.5 Electrical Characteristics

at V_{CC} = 5V to 15V and T_A = 25°C (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
THRES voltage level	V _{CC} = 15V	NA555, NE555, SA555	8.8	10	11.2	V
		SE555	9.4	10	10.6	
	V _{CC} = 5V	NA555, NE555, SA555	2.4	3.3	4.2	
		SE555	2.7	3.3	4	
THRES current ⁽¹⁾			30	250	nA	
TRIG voltage level	V _{CC} = 15V	NA555, NE555, SA555	4.5	5	5.6	V
		SE555	4.8	5	5.2	
	V _{CC} = 15V, T _A = -55°C to +125°C	SE555	3		6	
	V _{CC} = 5V	NA555, NE555, SA555	1.1	1.67	2.2	
		SE555	1.45	1.67	1.9	
V _{CC} = 5V, T _A = -55°C to +125°C	SE555			1.9		
TRIG current	TRIG at 0V	NA555, NE555, SA555		0.5	2	μA
		SE555		0.5	0.9	
RESET voltage level			0.3	0.7	1	V
	T _A = -55°C to +125°C	SE555			1.1	
RESET current	RESET at V _{CC}			0.1	0.4	mA
	RESET at 0V	NA555, NE555, SA555		-0.4	-1.5	
		SE555		-0.4	-1	
DISCH switch off-state current				20	100	nA
DISCH switch on-state voltage	V _{CC} = 5V, I _O = 8mA	NA555, NE555, SA555		0.15	0.4	V

5.5 Electrical Characteristics (続き)

at $V_{CC} = 5V$ to $15V$ and $T_A = 25^\circ C$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
CONT voltage (open circuit)	$V_{CC} = 15V$	NA555, NE555, SA555	9	10	11	V
		SE555	9.6	10	10.4	
	$V_{CC} = 15V, T_A = -55^\circ C$ to $+125^\circ C$	SE555	9.6		10.4	
	$V_{CC} = 5V$	NA555, NE555, SA555	2.6	3.3	4	
		SE555	2.9	3.3	3.8	
$V_{CC} = 5V, T_A = -55^\circ C$ to $+125^\circ C$	SE555	2.9		3.8		
Low-level output voltage	$V_{CC} = 15V, I_{OL} = 10mA$	NA555, NE555, SA555		0.1	0.25	V
		SE555		0.1	0.15	
	$V_{CC} = 15V, I_{OL} = 10mA, T_A = -55^\circ C$ to $+125^\circ C$	SE555			0.2	
	$V_{CC} = 15V, I_{OL} = 50mA$	NA555, NE555, SA555		0.4	0.75	
		SE555		0.4	0.5	
	$V_{CC} = 15V, I_{OL} = 50mA, T_A = -55^\circ C$ to $+125^\circ C$	SE555			1	
	$V_{CC} = 15V, I_{OL} = 100mA$	NA555, NE555, SA555		2	2.5	
		SE555		2	2.2	
	$V_{CC} = 15V, I_{OL} = 100mA, T_A = -55^\circ C$ to $+125^\circ C$	SE555			2.7	
	$V_{CC} = 15V, I_{OL} = 200mA$			2.5		
	$V_{CC} = 5V, I_{OL} = 3.5mA, T_A = -55^\circ C$ to $+125^\circ C$	SE555			0.35	
	$V_{CC} = 5V, I_{OL} = 5mA$	NA555, NE555, SA555		0.1	0.35	
		SE555		0.1	0.2	
$V_{CC} = 5V, I_{OL} = 5mA, T_A = -55^\circ C$ to $+125^\circ C$	SE555			0.8		
$V_{CC} = 5V, I_{OL} = 8mA$	NA555, NE555, SA555		0.15	0.4		
	SE555		0.15	0.25		
High-level output voltage	$V_{CC} = 15V, I_{OH} = -100mA$	NA555, NE555, SA555	12.75	13.3	V	
		SE555	13	13.3		
	$V_{CC} = 15V, I_{OH} = -100mA, T_A = -55^\circ C$ to $+125^\circ C$	SE555	12			
	$V_{CC} = 15V, I_{OH} = -200mA$			12.5		
	$V_{CC} = 5V, I_{OH} = -100mA$	NA555, NE555, SA555	2.75	3.3		
		SE555	3	3.3		
$V_{CC} = 5V, I_{OH} = -100mA, T_A = -55^\circ C$ to $+125^\circ C$	SE555	2				

5.5 Electrical Characteristics (続き)

at $V_{CC} = 5V$ to $15V$ and $T_A = 25^\circ C$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply current	Output low, no load, $V_{CC} = 15V$	NA555, NE555, SA555	10	15	mA
		SE555	10	12	
	Output low, no load, $V_{CC} = 5V$	NA555, NE555, SA555	3	6	
		SE555	3	5	
	Output high, no load, $V_{CC} = 15V$	NA555, NE555, SA555	9	13	
		SE555	9	10	
	Output high, no load, $V_{CC} = 5V$	NA555, NE555, SA555	2	5	
		SE555	2	4	

- (1) This parameter influences the maximum value of the timing resistors R_A and R_B in the circuit of [Figure 6-5](#). For example, when $V_{CC} = 5V$, the maximum value is $R = R_A + R_B \cong 3.4M\Omega$, and for $V_{CC} = 15V$, the maximum value is $R_A + R_B \cong 10M\Omega$.

5.6 Switching Characteristics

$V_{CC} = 5V$ to $15V$ and $T_A = 25^\circ C$ (unless otherwise noted); characteristic values are specified by design, characterization, or both, and are not production tested

PARAMETER		TEST CONDITIONS ⁽¹⁾		MIN	TYP	MAX	UNIT
	Temperature coefficient of timing interval	Each timer, monostable ⁽²⁾ , $T_A = \text{MIN to MAX}$	NA555, NE555, SA555		50		ppm/ $^\circ C$
			SE555		30	100	
		Each timer, astable ⁽³⁾ , $T_A = \text{MIN to MAX}$	NA555, NE555, SA555		150		
			SE555		90		
	Supply-voltage sensitivity of timing interval	Each timer, monostable ⁽²⁾	NA555, NE555, SA555		0.1	0.5	%/ V
			SE555		0.05	0.2	
		Each timer, astable ⁽³⁾	NA555, NE555, SA555		0.3		
			SE555		0.15		
t_r	Output-pulse rise time	$C_L = 15\text{pF}$, $T_A = 25^\circ C$, 20% to 80%	NA555, NE555, SA555		100	300	ns
			SE555		100	200	
t_f	Output-pulse fall time	$C_L = 15\text{pF}$, $T_A = 25^\circ C$, 80% to 20%	NA555, NE555, SA555		100	300	ns
			SE555		100	200	

- (1) For conditions shown as MIN or MAX, use the appropriate value specified under *Recommended Operating Conditions*.
- (2) Values specified are for a device in a monostable circuit similar to [Figure 6-2](#), with the following component values: $R_A = 2\text{k}\Omega$ to $100\text{k}\Omega$, $C = 0.1\mu\text{F}$.
- (3) Values specified are for a device in an astable circuit similar to [Figure 6-5](#), with the following component values: $R_A = 1\text{k}\Omega$ to $100\text{k}\Omega$, $C = 0.1\mu\text{F}$.

5.7 Typical Characteristics

data for temperatures less than -40°C and greater than 105°C are applicable for SE555 circuits only




图 5-1. Low-Level Output Voltage vs Low-Level Output Current




图 5-2. Low-Level Output Voltage vs Low-Level Output Current




图 5-3. Low-Level Output Voltage vs Low-Level Output Current






图 5-4. Drop Between Supply Voltage and Output vs High-Level Output Current

5.7 Typical Characteristics (continued)


data for temperatures less than -40°C and greater than 105°C are applicable for SE555 circuits only




5-5. Supply Current vs Supply Voltage



5-6. Normalized Output Pulse Duration (Monostable Operation) vs Supply Voltage



5-7. Normalized Output Pulse Duration (Monostable Operation) vs Free-Air Temperature




5-8. Propagation Delay Time vs Lowest Voltage Level of Trigger Pulse

6 Detailed Description

6.1 Overview


The Nx555 or Sx555 is a precision timing device for general-purpose timing applications from 10 μ s to hours or from < 1mHz to 100kHz. In the time-delay or monostable mode of operation, the timed interval is controlled by a single external resistor and capacitor network. In the astable mode of operation, the frequency and duty cycle can be controlled independently with two external resistors and a single external capacitor. Maximum output sink and discharge sink current are greater for higher V_{CC} and less for lower V_{CC} .



Note: Pin numbers shown are for the D, JG, P, PS, and PW packages.
 Note: RESET can override TRIG, which can override THRES.


 **6-1. Simplified Schematic**


6.2 Functional Block Diagram




6.3 Feature Description


6.3.1 Monostable Operation

For monostable operation,  shows how to connect any of these timers. If the output is low, application of a negative-going pulse to the trigger (TRIG) sets the flip-flop (\bar{Q} goes low), drives the output high, and turns off Q1. Capacitor C is then charged through R_A until the voltage across the capacitor reaches the threshold voltage of the threshold (THRES) input. If TRIG has returned to a high level, the output of the threshold comparator resets the flip-flop (\bar{Q} goes high), drives the output low, and discharges C through Q1.






Monostable operation is initiated when the TRIG voltage is less than the trigger threshold. After being initiated, the sequence ends only if TRIG is high for at least $10\mu\text{s}$ before the end of the timing interval. When the trigger is grounded, the comparator storage time can be as long as $10\mu\text{s}$, which limits the minimum monostable pulse width to $10\mu\text{s}$. As a result of the threshold level and saturation voltage of Q1, the output pulse duration is approximately $t_w = 1.1 \times R_A C$.  is a plot of the time constant for various values of R_A and C. The threshold levels and charge rates both are directly proportional to the supply voltage, V_{CC} . The timing interval is, therefore, independent of the supply voltage, as long as the supply voltage is constant during the time interval.










Applying a negative-going trigger pulse simultaneously to RESET and TRIG during the timing interval discharges C and reinitiates the cycle, commencing on the positive edge of the reset pulse. The output is held low for as long as the reset pulse is low. To prevent false triggering, when RESET is not used, connect RESET to V_{CC} .

6.3.2 Astable Operation

Figure 6-5 shows that adding a second resistor, R_B , to the circuit of Figure 6-2 and connecting the trigger input to the threshold input causes the timer to self-trigger and run as a multivibrator. Capacitor C charges through R_A and R_B and then discharges through R_B only. Therefore, the duty cycle is controlled by the values of R_A and R_B .



Pin numbers shown are for the D, JG, P, PS, and PW packages.
NOTE A: Decoupling CONT voltage to ground with a capacitor can improve operation. This should be evaluated for individual applications.

Figure 6-5. Circuit for Astable Operation




Figure 6-6. Typical Astable Waveforms

This astable connection results in capacitor C charging and discharging between the threshold-voltage level ($\cong 0.67 \times V_{CC}$) and the trigger-voltage level ($\cong 0.33 \times V_{CC}$). As in the mono-stable circuit, charge and discharge times (and, therefore, the frequency and duty cycle) are independent of the supply voltage. To reduce distortion, use at maximum frequency of 100kHz or below. If higher-frequency operation is required, consider using the [TLC555 LinCMOS™ Timer](#) instead.

Figure 6-6 shows typical waveforms generated during astable operation. The output high-level duration t_H and low-level duration t_L are calculated as follows:

$$t_H \cong 0.693 \times (R_A + R_B) \times C \quad (1)$$

$$t_L \cong 0.693 \times R_B \times C \quad (2)$$

Other useful relationships for period, frequency, and driver-referred and waveform-referred duty cycle are calculated as follows:

$$T = t_H + t_L \cong 0.693 \times (R_A + 2R_B) \times C \quad (3)$$

$$f = \frac{1}{T} \cong \frac{1.44}{(R_A + 2R_B) \times C} \quad (4)$$

$$\text{Output driver duty cycle} = \frac{t_L}{T} \cong \frac{R_B}{R_A + 2R_B} \quad (5)$$

$$\text{Output waveform duty cycle} = \frac{t_H}{T} \cong 1 - \frac{R_B}{R_A + 2R_B} = \frac{R_A + R_B}{R_A + 2R_B} \quad (6)$$





図 6-7. Free-Running Frequency

6.3.3 Frequency Divider

By adjusting the length of the timing cycle, the basic circuit of [図 6-2](#) can be made to operate as a frequency divider. [図 6-8](#) shows a divide-by-three circuit that makes use of the fact that retriggering cannot occur during the timing cycle.



$V_{CC} = 5V$

$R_A = 1250\Omega$

$C = 0.2\mu F$

See [図 6-2](#)

図 6-8. Divide-by-Three Circuit Waveforms

6.4 Device Functional Modes

[表 6-1](#) shows the device truth table. For a valid reset voltage condition, use an external pullup resistor to V_{CC} (if using the RESET functionality), or short the RESET pin directly to V_{CC} (if the RESET functionality is not used).

表 6-1. Function Table

RESET VOLTAGE ⁽¹⁾	TRIGGER VOLTAGE ⁽¹⁾	THRESHOLD VOLTAGE ⁽¹⁾	OUTPUT	DISCHARGE SWITCH
LOW	Irrelevant	Irrelevant	Low	On
> MAX	$< 1/3 \times V_{CC}$	Irrelevant ⁽²⁾	High	Off
> MAX	$> 1/3 \times V_{CC}$	$> 2/3 \times V_{CC}$	Low	On
> MAX	$> 1/3 \times V_{CC}$	$< 2/3 \times V_{CC}$	As previously established	

(1) Voltage levels shown are nominal.

(2) CONT pin open or $2/3 \times V_{CC}$.

7 Applications and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくこととなります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。


7.1 Application Information

The Nx555 and Sx555 precision timers use resistor and capacitor charging delay to provide a programmable time delay or operating frequency. This section presents a simplified discussion of the design process.

7.2 Typical Applications

7.2.1 Missing-Pulse Detector

The circuit shown in [図 7-1](#) can be used to detect a missing pulse or abnormally long spacing between consecutive pulses in a train of pulses. The timing interval of the monostable circuit is re-triggered continuously by the input pulse train as long as the pulse spacing is less than the timing interval. A longer pulse spacing, missing pulse, or terminated pulse train permits the timing interval to be completed, thereby generating an output pulse as shown in [図 7-2](#).



Pin numbers shown are shown for the D, JG, P, PS, and PW packages.

図 7-1. Circuit for Missing-Pulse Detector

7.2.1.1 Design Requirements

Input fault (missing pulses) must be input high. Input stuck low cannot be detected because the timing capacitor (C) remains discharged.

7.2.1.2 Detailed Design Procedure

Choose R_A and C so that $R_A \times C > [\text{maximum normal input high time}]$. R_L improves V_{OH} , but is not required for TTL compatibility.

7.2.1.3 Application Curve





Figure 7-2. Completed Timing Waveforms for Missing-Pulse Detector

7.2.2 Pulse-Width Modulation

The operation of the timer can be modified by modulating the internal threshold and trigger voltages, which is accomplished by applying an external voltage (or current) to CONT. Figure 7-3 shows a circuit for pulse-width modulation. A continuous input pulse train triggers the monostable circuit, and a control signal modulates the threshold voltage. Figure 7-4 shows the resulting output pulse-width modulation. While a sine-wave modulation signal is shown, any wave shape can be used.



Pin numbers shown are for the D, JG, P, PS, and PW packages.
NOTE A: The modulating signal can be direct or capacitively coupled to CONT. For direct coupling, the effects of modulation source voltage and impedance on the bias of the timer should be considered.

Figure 7-3. Circuit for Pulse-Width Modulation

7.2.2.1 Design Requirements

Clock input must have V_{OL} and V_{OH} levels that are less than and greater than $1/3 \times V_{CC}$. Modulation input can vary from ground to V_{CC} . The application must be tolerant of a nonlinear transfer function; the relationship between modulation input and pulse width is not linear because the capacitor charge is RC-based with an negative exponential curve.

7.2.2.2 Detailed Design Procedure

Choose R_A and C so that $R_A \times C = 1/4$ [clock input period]. R_L improves V_{OH} , but is not required for TTL compatibility.

7.2.2.3 Application Curve





Figure 7-4. Pulse-Width-Modulation Waveforms

7.2.3 Pulse-Position Modulation

As shown in Figure 7-5, any of these timers can be used as a pulse-position modulator. This application modulates the threshold voltage and, thereby, the time delay, of a free-running oscillator. Figure 7-6 shows a triangular-wave modulation signal for such a circuit; however, any wave shape can be used.



Pin numbers shown are for the D, JG, P, PS, and PW packages.

NOTE A: The modulating signal can be direct or capacitively coupled to CONT. For direct coupling, the effects of modulation source voltage and impedance on the bias of the timer should be considered.

Figure 7-5. Circuit for Pulse-Position Modulation

7.2.3.1 Design Requirements

Both dc- and ac-coupled modulation input changes the upper and lower voltage thresholds for the timing capacitor. Both frequency and duty cycle vary with the modulation voltage.

7.2.3.2 Detailed Design Procedure

The nominal output frequency and duty cycle are determined using the formulas in [セクション 6.3.2](#). R_L improves V_{OH} , but R_L is not required for TTL compatibility.

7.2.3.3 Application Curve





図 7-6. Pulse-Position-Modulation Waveforms

7.2.4 Sequential Timer

Many applications, such as computers, require signals for initializing conditions during start-up. Other applications, such as test equipment, require activation of test signals in sequence. These timing circuits can be connected to provide such sequential control. The timers can be used in various combinations of astable or monostable circuit connections, with or without modulation, for extremely flexible waveform control. [図 7-7](#) shows a sequencer circuit with possible applications in many systems, and [図 7-8](#) shows the output waveforms.



Pin numbers shown are for the D, JG, P, PS, and PW packages.

NOTE A: S closes momentarily at $t = 0$.

図 7-7. Sequential Timer Circuit


7.2.4.1 Design Requirements

The sequential timer application chains together multiple mono-stable timers. The joining components are the 33kΩ resistors and 0.001μF capacitors. The output high to low edge passes a 10μs start pulse to the next monostable.

7.2.4.2 Detailed Design Procedure

The timing resistors and capacitors can be chosen using this formula. $t_w = 1.1 \times R \times C$.

7.2.4.3 Application Curve



7-8. Sequential Timer Waveforms

7.3 Power Supply Recommendations

The Nx555 and Sx555 precision timers are designed to operate from an input voltage supply range between 4.5V and 16V (18V for SE555). A bypass capacitor is highly recommended from V_{CC} to the ground pin; a ceramic 0.1 μ F capacitor is sufficient.

8 Device and Documentation Support

8.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

8.2 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

8.3 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

8.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

8.5 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

9 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision I (September 2014) to Revision J (February 2025)	Page
• 「アプリケーション」で最終製品の一覧を更新.....	1
• 「製品情報」表を更新.....	1
• Deleted package thermal impedance specifications from <i>Absolute Maximum Ratings</i> and added <i>Thermal Information</i> table with updated per-package thermal specifications.....	4
• Deleted <i>Handling Ratings</i> and moved storage temperature specification to <i>Absolute Maximum Ratings</i>	4
• Added <i>ESD Ratings</i> table.....	4
• Deleted redundant input voltage specification in <i>Recommended Operating Conditions</i>	4
• Changed <i>Operating Characteristics</i> title to <i>Switching Characteristics</i> , and clarified that values are specified by design or characterization and are not production tested.....	8
• Deleted initial error of timing interval specification in <i>Switching Characteristics</i> and clarified that output rise and fall times are 20% to 80% and 80% to 20%, respectively.....	8
• Changed functional block diagram to simplified schematic and moved to Overview.....	11
• Updated <i>Functional Block Diagram</i>	11
• Added CONT pin table note to Table 6-1, <i>Function Table</i>	14

Changes from Revision H (June 2010) to Revision I (September 2014)	Page
• ドキュメントを新しく改良された TI のデータシート フォーマットに更新.....	1

• 「注文情報」表を削除	1
• 「特長」に軍事利用についての免責事項を追加.....	1
• 「アプリケーション」を追加	1
• 「製品情報」表を追加.....	1
• Added DISCH switch on-state voltage parameter.....	5
• Added Mechanical, Packaging, and Orderable Information.....	21

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-side navigation.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2025, Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
JM38510/10901BPA	ACTIVE	CDIP	JG	8	50	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510 /10901BPA	Samples
NA555D	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 105	NA555	
NA555DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	NA555	Samples
NA555P	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU SN	N / A for Pkg Type	-40 to 105	NA555P	Samples
NA555PE4	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 105	NA555P	Samples
NE555D	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	0 to 70	NE555	
NE555DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	NE555	Samples
NE555DR1G4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	NE555	Samples
NE555DRG4	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	0 to 70	NE555	
NE555P	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU SN	N / A for Pkg Type	0 to 70	NE555P	Samples
NE555PE4	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	NE555P	Samples
NE555PS	ACTIVE	SO	PS	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		N555	Samples
NE555PSR	ACTIVE	SO	PS	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	N555	Samples
NE555PW	OBSOLETE	TSSOP	PW	8		TBD	Call TI	Call TI	0 to 70	N555	
NE555PWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	N555	Samples
SA555D	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 85	SA555	
SA555DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	SA555	Samples
SA555DRG4	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 85	SA555	
SA555P	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SA555P	Samples
SE555D	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-55 to 125	SE555	
SE555DG4	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-55 to 125	SE555	
SE555DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	SE555	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SE555DRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	SE555	Samples
SE555FKB	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SE555FKB	Samples
SE555JG	ACTIVE	CDIP	JG	8	50	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SE555JG	Samples
SE555JGB	ACTIVE	CDIP	JG	8	50	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SE555JGB	Samples
SE555P	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	SE555P	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SE555, SE555M :

- Catalog : [SE555](#)
- Military : [SE555M](#)
- Space : [SE555-SP](#), [SE555-SP](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Military - QML certified for Military and Defense Applications
- Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
NA555DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
NE555DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
NE555DR1G4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
NE555PSR	SO	PS	8	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
NE555PWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
SA555DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SE555DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SE555DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
NA555DR	SOIC	D	8	2500	353.0	353.0	32.0
NE555DR	SOIC	D	8	2500	353.0	353.0	32.0
NE555DR1G4	SOIC	D	8	2500	353.0	353.0	32.0
NE555PSR	SO	PS	8	2000	356.0	356.0	35.0
NE555PWR	TSSOP	PW	8	2000	356.0	356.0	35.0
SA555DR	SOIC	D	8	2500	353.0	353.0	32.0
SE555DR	SOIC	D	8	2500	350.0	350.0	43.0
SE555DRG4	SOIC	D	8	2500	350.0	350.0	43.0

TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
NA555P	P	PDIP	8	50	506.1	9	600	5.4
NA555P	P	PDIP	8	50	506	13.97	11230	4.32
NA555PE4	P	PDIP	8	50	506	13.97	11230	4.32
NE555P	P	PDIP	8	50	506.1	9	600	5.4
NE555P	P	PDIP	8	50	506	13.97	11230	4.32
NE555PE4	P	PDIP	8	50	506	13.97	11230	4.32
NE555PS	PS	SOP	8	80	530	10.5	4000	4.1
SA555P	P	PDIP	8	50	506	13.97	11230	4.32
SE555FKB	FK	LCCC	20	55	506.98	12.06	2030	NA
SE555P	P	PDIP	8	50	506	13.97	11230	4.32

GENERIC PACKAGE VIEW

FK 20

LCCC - 2.03 mm max height

8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4229370VA\



D0008A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

MECHANICAL DATA

PS (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

PS (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PACKAGE OUTLINE

JG0008A

CDIP - 5.08 mm max height

CERAMIC DUAL IN-LINE PACKAGE



4230036/A 09/2023

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This package can be hermetically sealed with a ceramic lid using glass frit.
4. Index point is provided on cap for terminal identification.
5. Falls within MIL STD 1835 GDIP1-T8

EXAMPLE BOARD LAYOUT

JG0008A

CDIP - 5.08 mm max height

CERAMIC DUAL IN-LINE PACKAGE



LAND PATTERN EXAMPLE
NON SOLDER MASK DEFINED
SCALE: 9X

4230036/A 09/2023

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MS-001 variation BA.

PW0008A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4221848/A 02/2015

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153, variation AA.

EXAMPLE BOARD LAYOUT

PW0008A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
SCALE:10X



SOLDER MASK DETAILS
NOT TO SCALE

4221848/A 02/2015

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0008A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:10X

4221848/A 02/2015

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適したテキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、ます。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかるテキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated