


OPA3S328 スイッチ内蔵、40MHz、デュアル、高精度、低ノイズ、低入力バイアス電流 CMOS オペアンプ

1 特長

- ・トランスインピーダンス・アプリケーション向けのスイッチ内蔵、高精度オペアンプ
- ・広い帯域幅: 40MHz
- ・低いオフセット電圧: 60 μ V (最大値)
- ・非常に小さいオフセット・ドリフト: 1 μ V/°C (最大値)
- ・低い入力バイアス電流: 0.2pA
- ・レール・ツー・レール入出力
- ・ゼロクロスオーバー入力段
- ・低い電圧ノイズ: 10 kHz 時に 6.1nV/ $\sqrt{\text{Hz}}$
- ・低い電流ノイズ: 10 kHz 時に 0.125pA/ $\sqrt{\text{Hz}}$
- ・低リークのスウィッチ: 10pA
- ・スルーレート: 30V/ μ s
- ・静止電流: チャンネルごとに 3.8mA
- ・シャットダウン・モード時の電流: 30 μ A
- ・シャットダウン・モード時の出力インピーダンス: 100G Ω
- ・単一電源電圧範囲: 2.2V ~ 5.5V
- ・ユニティ・ゲイン安定
- ・小型パッケージ:
 - 20 リード、3.5mm × 3.5mm VQFN
 - 2.0mm × 2.0mm DSBGA

2 アプリケーション

- ・光伝送の DC (データ・センター) 相互接続
- ・光学モジュール
- ・光ネットワーク端末装置 (ONT)
- ・スモール・セル基地局
- ・デジタル・マルチメータ (DMM)
- ・データ・アキュイジション (DAQ)



3 概要


OPA3S328 は、高精度の低電圧 CMOS オペアンプであり、フレキシビリティの高いトランスインピーダンス アプリケーション向けに最適化したスイッチを内蔵しています。入力バイアス電流が小さく入力容量も小さいため、低い光電流 (1nA 未満) で高周波数のトランスインピーダンス ゲインを実現できます。OPA3S328 の内蔵スイッチ、低オフセット、およびレール ツー レール出力性能によって、高い電流値精度を数十年にわたって維持します。小型パッケージでスイッチを内蔵していることにより、トランスインピーダンス ゲインが選択可能であり、スペースに制約のあるアプリケーションのサイズを低減できます。

OPA3S328 はゼロクロスオーバー入力テクノロジーを採用しており、オフセット偏差なしに、入力同相範囲が電源電圧範囲全体に及ぶというフレキシビリティがあります。このデバイスはイネーブル ディセーブル機能を備えており、テストおよび測定における携帯用アプリケーションやハンドヘルド アプリケーションに使用できます。ディセーブル時には OPA3S328 の出力インピーダンスは 100G Ω (標準値) になり、複数のトランスインピーダンス チャンネルを使用するワイヤード OR アプリケーションが可能です。

パッケージ情報

部品番号	パッケージ (1)	パッケージ サイズ (2)
OPA3S328	RGR (VQFN, 20)	3.5mm × 3.5mm
	YBJ (DSBGA, 24)	2mm × 2mm

- (1) 詳細については、[セクション 11](#) を参照してください。
- (2) パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピンも含まれます。



オフセット電圧と入力同相電圧との関係



Table of Contents

1 特長	1	7.4 Device Functional Modes.....	21
2 アプリケーション	1	8 Application and Implementation	22
3 概要	1	8.1 Application Information.....	22
4 Pin Configuration and Functions	3	8.2 Typical Application.....	25
5 Specifications	5	8.3 Power Supply Recommendations.....	26
5.1 Absolute Maximum Ratings.....	5	8.4 Layout.....	27
5.2 ESD Ratings	5	9 Device and Documentation Support	28
5.3 Recommended Operating Conditions.....	5	9.1 Device Support.....	28
5.4 Thermal Information.....	5	9.2 Documentation Support.....	29
5.5 Electrical Characteristics.....	6	9.3 ドキュメントの更新通知を受け取る方法.....	29
5.6 Timing Diagram.....	9	9.4 サポート・リソース.....	29
5.7 Typical Characteristics.....	10	9.5 Trademarks.....	29
6 Parameter Measurement Information	18	9.6 静電気放電に関する注意事項.....	29
6.1 Switch Characterization Configurations.....	18	9.7 用語集.....	29
7 Detailed Description	19	10 Revision History	29
7.1 Overview.....	19	11 Mechanical, Packaging, and Orderable Information	30
7.2 Functional Block Diagram.....	19		
7.3 Feature Description.....	19		

4 Pin Configuration and Functions




図 4-1. RGR Package, 20-Pin VQFN (Top View)




図 4-2. YBJ Package, 24-Pin DSBGA (Top View)

表 4-1. Pin Functions

PIN			TYPE	DESCRIPTION
NAME	NO.			
	RGR (VQFN)	YBJ (DSBGA)		
DNC	—	B4, C4, D4	—	Do not connect
GND	3	C5	Ground	Digital ground pin
–INA	18	A1	Input	Negative (inverting) input for amplifier A
–INB	8	E1	Input	Negative (inverting) input for amplifier B
+INA	17	A3	Input	Positive (noninverting) input for amplifier A
+INB	9	E3	Input	Positive (noninverting) input for amplifier B
INSA	16	B2	Input/Output	Switch A1, A2, A3 input
INSB	10	D2	Input/Output	Switch B1, B2, B3 input
OUTA	19	A2	Output	Output of amplifier A
OUTB	7	E2	Output	Output of amplifier B
OUTSA1	14	C1	Input/Output	Switch A1 output
OUTSA2	15	B1	Input/Output	Switch A2 output
OUTSA3	—	B3	Input/Output	Switch A3 output
OUTSB1	13	C2	Input/Output	Switch B1 output
OUTSB2	12	D1	Input/Output	Switch B2 output
OUTSB3	11	D3	Input/Output	Switch B3 output
SELA0	2	B5	Input	Input select for switch matrix A
SELA1	1	A4	Input	Input select for switch matrix A
SELB0	4	D5	Input	Input select for switch matrix B
SELB1	5	E4	Input	Input select for switch matrix B
V–	6	E5	Power	Negative (lowest) power supply
V+	20	A5	Power	Positive (highest) power supply
Thermal Pad	Thermal Pad	—	—	Exposed thermal pad. Connect to V–

表 4-2. Select Pin Decoder

SELA1	SELA0	SELB1	SELB0	SHUTDOWN STATUS	SWITCH CONFIGURATION					
					SWITCH A1 STATUS	SWITCH A2 STATUS	SWITCH A3 ⁽¹⁾ STATUS	SWITCH B1 STATUS	SWITCH B2 STATUS	SWITCH B3 STATUS
LOW	LOW	—	—	Amplifier A enabled	CLOSED	OPEN	OPEN	—	—	—
LOW	HIGH	—	—	Amplifier A enabled	OPEN	CLOSED	OPEN	—	—	—
HIGH	LOW	—	—	Amplifier A enabled	OPEN	OPEN	CLOSED	—	—	—
HIGH	HIGH	—	—	In special mode, the SELB0 and SELB1 decoding scheme shown here is ignored, and instead, 表 4-3 applies.	—	—	—	—	—	—
—	—	LOW	LOW	Amplifier B enabled	—	—	—	CLOSED	OPEN	OPEN
—	—	LOW	HIGH	Amplifier B enabled	—	—	—	OPEN	CLOSED	OPEN
—	—	HIGH	LOW	Amplifier B enabled	—	—	—	OPEN	OPEN	CLOSED
—	—	HIGH	HIGH	Amplifier B enabled	—	—	—	OPEN	OPEN	OPEN

(1) Switch A3 is available in the YBJ (DSBGA-24) package option only.

表 4-3. Select Pin Decoder in Special Mode: SELA0 = SELA1 = HIGH

SELA1	SELA0	SELB1	SELB0	SHUTDOWN STATUS	SWITCH CONFIGURATION					
					SWITCH A1 STATUS	SWITCH A2 STATUS	SWITCH A3 ⁽¹⁾ STATUS	SWITCH B1 STATUS	SWITCH B2 STATUS	SWITCH B3 STATUS
HIGH	HIGH	LOW	LOW	Amplifier A in power down and amplifier B enabled	OPEN	OPEN	OPEN	OPEN	OPEN	OPEN
HIGH	HIGH	LOW	HIGH	Amplifier A enabled and amplifier B in power down	OPEN	OPEN	OPEN	OPEN	OPEN	OPEN
HIGH	HIGH	HIGH	LOW	Both Amplifier A and amplifier B enabled	OPEN	OPEN	OPEN	OPEN	OPEN	OPEN
HIGH	HIGH	HIGH	HIGH	Both Amplifier A and amplifier B in power down	OPEN	OPEN	OPEN	OPEN	OPEN	OPEN

(1) Switch A3 is available in the YBJ (DSBGA-24) package option only.

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
V _S	Supply voltage, V _S = (V+) – (V–)	–0.3	6	V
	Input voltage, all pins	(V–) – 0.3	(V+) + 0.3	V
	Input current (INA+, INA–, INB+, INB–, INSA/B, OUTSA/B/1/2/3)	–10	+10	mA
	Output short-circuit ⁽²⁾	Continuous	Continuous	
T _A	Operating temperature	–55	150	°C
T _{stg}	Storage temperature	–65	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) Short-circuit to ground, one amplifier per package.

5.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V _S	Supply voltage	Single-supply	2.2		5.5	V
		Dual-supply	±1.1		±2.75	V
V _D	Digital supply voltage, V _D = (V+) – (GND)		1.8		5.5	V
T _A	Specified temperature		–40		+125	°C

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		OPA3S328		UNIT
		RGR (VQFN)	YBJ (DSBGA)	
		20 PINS	24 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	43.7	66.4	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	41.7	0.2	°C/W
R _{θJB}	Junction-to-board thermal resistance	19.5	15.6	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	0.8	0.1	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	19.5	15.6	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	5.3	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

5.5 Electrical Characteristics

at $T_A = 25^\circ\text{C}$, $V_S = \pm 1.1\text{ V}$ to $\pm 2.75\text{ V}$ (2.2 V to 5.5 V), $R_L = 10\text{ k}\Omega$ connected to $V_S / 2$, $V_{CM} = V_S / 2$, $V_{OUT} = V_S / 2$, and all voltages referred to V_- (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
OFFSET VOLTAGE							
V _{OS}	Input offset voltage				10	±60	μV
		T _A = 0°C to 85°C				±90	
		T _A = −40°C to +125°C				±175	
dV _{OS} /dT	Input offset voltage drift	T _A = −40°C to +125°C			±0.15	±1	μV/°C
PSRR	Power supply rejection ratio	V _S = ±1.1 V to ±2.75 V			±1	±10	μV/V
			T _A = −40°C to +125°C			±15	
	Channel separation	f = dc			140		dB
		f = 100 kHz			75		
INPUT BIAS CURRENT							
I _B	Amplifier input bias current				±0.2	±10	pA
		T _A = 0°C to 85°C				±10	
		T _A = −40°C to +125°C				±100	
I _{OS}	Amplifier input offset current				±0.2	±20	pA
		T _A = 0°C to 85°C				±20	
		T _A = −40°C to +125°C				±200	
NOISE							
	Input voltage noise	f = 0.1 Hz to 10 Hz			3		μV _{PP}
e _N	Input voltage noise density	f = 100 Hz			25		nV/√Hz
		f = 1 kHz			9.8		
		f = 10 kHz			6.1		
i _N	Input current noise	f = 10 kHz			0.04		pA/√Hz
INPUT VOLTAGE							
V _{CM}	Common-mode voltage			(V−) − 0.1		(V+) + 0.1	V
CMRR	Common-mode rejection ratio	(V−) − 0.1 V < V _{CM} < (V+) + 0.1 V		106	120		dB
			T _A = −40°C to +125°C		96	110	
INPUT CAPACITANCE							
Z _{ID}	Differential				1 4		TΩ pF
Z _{ICM}	Common-mode				1 2		TΩ pF
OPEN-LOOP GAIN							
A _{OL}	Open-loop voltage gain	(V−) + 100 mV < V _O < (V+) − 100 mV		108	132		dB
			T _A = −40°C to +125°C		96	130	
		(V−) + 100 mV < V _O < (V+) − 100 mV, R _L = 2 kΩ		106	123		
			T _A = −40°C to +125°C		90	120	

5.5 Electrical Characteristics (続き)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 1.1\text{ V}$ to $\pm 2.75\text{ V}$ (2.2 V to 5.5 V), $R_L = 10\text{ k}\Omega$ connected to $V_S / 2$, $V_{CM} = V_S / 2$, $V_{OUT} = V_S / 2$, and all voltages referred to V_- (unless otherwise noted)


PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
FREQUENCY RESPONSE							
GBW	Gain-bandwidth product			40			MHz
SR	Slew rate	4-V step, G = +1		±30			V/μs
t _S	Settling time	To 0.1%, 4-V step , G = +1		0.3			μs
		To 0.01%, 4-V step , G = +1		0.42			
	Overload recovery time	V _{IN} × G > V _S		0.5			μs
THD+N	Total harmonic distortion + noise	V _O = 1 V _{RMS} , G = +1, f = 1 kHz		0.00017%			
f _{CP}	Charge pump frequency			27			MHz
OUTPUT							
	Voltage output swing from both rails	V _S = 2.2 V		5			mV
			R _L = 2 kΩ	15			
		V _S = 5.5 V		5			
			R _L = 2 kΩ	15			
I _{SC}	Short-circuit current	Sinking, V _S = 5.5 V		–68			mA
		Sourcing, V _S = 5.5 V		63			
Z _O	Open-loop output impedance	f = 10 kHz		55			Ω
OUTPUT DISABLE							
I _{QPD}	Quiescent current in power down	Total quiescent current, both amplifiers A and B disabled		30		50	μA
t _{PDOFF}	Output enable time			10			μs
t _{PD}	Output disable time			3			μs
Z _{PD}	Output impedance in power down			100 16			GΩ pF
POWER SUPPLY							
I _Q	Quiescent current per amplifier	I _O = 0 mA		3.8		4.5	mA
			T _A = –40°C to +125°C	5.0			
SELECT INPUTS							
V _{IH}	High level input voltage	GND = 0 V		1.5		V+	V
V _{IL}	Low level input voltage	GND = 0 V		0		0.3	V
	GND voltage input range			(V–)		(V+) – 1.8	V
R _{PD}	Input pulldown resistance	SELA/B/0/1 pins		10			MΩ

5.5 Electrical Characteristics (続き)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 1.1\text{ V}$ to $\pm 2.75\text{ V}$ (2.2 V to 5.5 V), $R_L = 10\text{ k}\Omega$ connected to $V_S / 2$, $V_{CM} = V_S / 2$, $V_{OUT} = V_S / 2$, and all voltages referred to V_- (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SWITCHES					
t_{ON}	Switching time off to on (open to close) $R_{L_SW} = 300\text{ }\Omega$, $C_L = 35\text{ pF}$, $INSA/B = 5\text{ V}$, $OUTSA/B/1/2/3 = 0\text{ V}$, $V_S = 5\text{ V}$		1.3		μs
t_{OFF}	Switching time on to off (close to open) $R_{L_SW} = 300\text{ }\Omega$, $C_L = 35\text{ pF}$, $INSA/B = 5\text{ V}$, $OUTSA/B/1/2/3 = 0\text{ V}$, $V_S = 5\text{ V}$		2		μs
I_{L_INS}	Switch input leakage current ($INSA/B$)	Switch open, $INSA/B = 5\text{ V}$, $OUTSA/B/1/2/3 = 0\text{ V}$		30	pA
		Switch open, $INSA/B = 1.5\text{ V}$, $OUTSA/B/1/2/3 = 4.5\text{ V}$		10	
			$T_A = 0^\circ\text{C}$ to 85°C	25	
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	82	
I_{L_OUTS}	Switch output leakage current ($OUTSA/B/1/2/3$)	Switch open, $INSA/B = 1.5\text{ V}$, $OUTSA/B/1/2/3 = 4.5\text{ V}$		11	pA
			$T_A = 0^\circ\text{C}$ to 85°C	100	
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	190	
I_{L_ON}	Channel on leakage	Switch closed, $INSA/B = 5\text{ V}$, $OUTSA/B/1/2/3 = 5\text{ V}$		5	pA
			$T_A = 0^\circ\text{C}$ to 85°C	140	
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	155	
C_{IN}	Switch input capacitance	Switch open, $INSA/B = 2.5\text{ V}$		3	pF
C_{OUT}	Switch output capacitance	Switch open, $OUTSA/B/1/2/3 = 2.5\text{ V}$		0.7	pF
	Switch total capacitance	Switch closed, $INSA/B = OUTSA/B/1/2/3 = 2.5\text{ V}$		6	pF
R_{ON}	Switch on resistance	Switch closed, $V_+ = 5\text{ V}$, $INSA/B = 2.5\text{ V}$		84	Ω
			$T_A = 0^\circ\text{C}$ to 85°C	88	
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	102	
ΔR_{ON}	Switch on resistance match between channels	Switch closed, $V_+ = 5\text{ V}$, $INSA/B = 4\text{ V}$		0.2	Ω
	Switch on resistance flatness (vs input signal range)	Switch closed, $V_+ = 5\text{ V}$, $INSA/B = 0\text{ V}$ to V_+		27	Ω
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	100	
	Switch charge injection	$C_{L_SW} = 1\text{ nF}$		6	pC
	Switch off isolation	$R_{L_SW} = 50\text{ }\Omega$, $C_{L_SW} = 5\text{ pF}$, $f = 1\text{ MHz}$		84	dB
	Switch channel-to-channel crosstalk	$R_{L_SW} = 50\text{ }\Omega$, $C_{L_SW} = 5\text{ pF}$, $f = 1\text{ MHz}$		76	dB
	Switch -3-dB bandwidth	$R_{L_SW} = 50\text{ }\Omega$, $C_{L_SW} = 5\text{ pF}$		350	MHz

5.6 Timing Diagram




Note: SELA0 and SELA1 shown. Timing for SELB0 and SELB1 to SWITCH B1, B2 and B3 transitions matches SELA0 and SELA1.


図 5-1. Select Pin Timing Diagram

5.7 Typical Characteristics


at $T_A = 25^\circ\text{C}$, $V_S = 5.5\text{ V}$, $V_{CM} = V_{OUT} = \text{mid-supply}$, $C_L = 20\text{ pF}$, and $R_L = 10\text{ k}\Omega$ (unless otherwise noted)




5-2. Offset Voltage Production Distribution




5-3. Offset Voltage Production Distribution




5-4. Offset Voltage Drift Distribution



5-5. Offset Voltage Drift Distribution




5-6. Offset Voltage vs Common-Mode Voltage




5-7. Offset Voltage vs Common-Mode Voltage

5.7 Typical Characteristics (continued)


at $T_A = 25^\circ\text{C}$, $V_S = 5.5\text{ V}$, $V_{CM} = V_{OUT} = \text{mid-supply}$, $C_L = 20\text{ pF}$, and $R_L = 10\text{ k}\Omega$ (unless otherwise noted)




5-8. Open-Loop Gain/Phase vs Frequency




5-9. Open-Loop Gain vs Temperature




5-10. Quiescent Current vs Supply Voltage



5-11. Input Bias Current vs Common-Mode Voltage




5-12. Input Bias Current vs Temperature




5-13. CMRR and PSRR vs Frequency

5.7 Typical Characteristics (continued)


at $T_A = 25^\circ\text{C}$, $V_S = 5.5\text{ V}$, $V_{CM} = V_{OUT} = \text{mid-supply}$, $C_L = 20\text{ pF}$, and $R_L = 10\text{ k}\Omega$ (unless otherwise noted)




5-14. PSRR vs Temperature




5-15. CMRR vs Temperature




5-16. Input Voltage Noise Spectral Density vs Frequency



5-17. 0.1-Hz to 10-Hz Input Voltage Noise



5-18. Closed-Loop Gain vs Frequency



5-19. Maximum Output Voltage vs Frequency

5.7 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = 5.5\text{ V}$, $V_{CM} = V_{OUT} = \text{mid-supply}$, $C_L = 20\text{ pF}$, and $R_L = 10\text{ k}\Omega$ (unless otherwise noted)




Figure 5-20. Output Voltage Swing vs Output Current




Figure 5-21. Output Voltage Swing vs Output Current




Figure 5-22. Output Voltage Swing vs Output Current




Figure 5-23. Output Voltage Swing vs Output Current




Figure 5-24. Output Voltage Swing vs Output Current




Figure 5-25. Open-Loop Output Impedance vs Frequency

5.7 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = 5.5\text{ V}$, $V_{CM} = V_{OUT} = \text{mid-supply}$, $C_L = 20\text{ pF}$, and $R_L = 10\text{ k}\Omega$ (unless otherwise noted)




图 5-26. Open-Loop Gain vs Output to Supply Voltage Delta




图 5-27. Open-Loop Gain vs Output to Supply Voltage Delta




图 5-28. Small-Signal Overshoot vs Load Capacitance




图 5-29. Small-Signal Overshoot vs Load Capacitance




图 5-30. THD+N vs Amplitude




图 5-31. THD+N vs Frequency

5.7 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = 5.5\text{ V}$, $V_{CM} = V_{OUT} = \text{mid-supply}$, $C_L = 20\text{ pF}$, and $R_L = 10\text{ k}\Omega$ (unless otherwise noted)




Figure 5-32. Small-Signal Step Response




Figure 5-33. Small-Signal Step Response




Figure 5-34. Large-Signal Step Response




Figure 5-35. Large-Signal Step Response




Figure 5-36. Switch Leakage Current vs Temperature






Figure 5-37. Switch Input Leakage Current Histogram

5.7 Typical Characteristics (continued)


at $T_A = 25^\circ\text{C}$, $V_S = 5.5\text{ V}$, $V_{CM} = V_{OUT} = \text{mid-supply}$, $C_L = 20\text{ pF}$, and $R_L = 10\text{ k}\Omega$ (unless otherwise noted)




5-38. Switch Input Leakage Current Histogram




5-39. Switch Input Leakage Current Histogram




5-40. Switch Output Leakage Current Histogram



5-41. Switch Output Leakage Current Histogram



5-42. Switch Output Leakage Current Histogram



5-43. Switch On-Resistance vs Common-Mode Voltage

5.7 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = 5.5\text{ V}$, $V_{CM} = V_{OUT} = \text{mid-supply}$, $C_L = 20\text{ pF}$, and $R_L = 10\text{ k}\Omega$ (unless otherwise noted)




図 5-44. Switch On-Resistance vs Common-Mode Voltage




図 5-45. Switch Crosstalk vs Frequency




図 5-46. Switch Attenuation vs Frequency




図 5-47. Switch Charge Injection vs Common-Mode Voltage




図 5-48. Switch Turn-on






図 5-49. Switch Turn-off

6 Parameter Measurement Information

6.1 Switch Characterization Configurations



6-1. Switch Leakage Current, Open



6-2. Switch Leakage Current, Closed


7 Detailed Description

7.1 Overview

The OPA3S328 features two high-speed, precision amplifiers combined with programmable switches that are designed to offer a compact sensor or optical interface for high resolution analog-to-digital converters (ADCs). Low output impedance with flat frequency characteristics and zero-crossover distortion circuitry enable high linearity over the full input common-mode range, achieving true rail-to-rail input from a 2.2-V to 5.5-V single supply. Integrated switches allow for multiple gain settings on a single amplifier stage without the need for an additional multiplexer device.

In addition to transimpedance applications, the OPA3S328 is flexible with many different application uses for a variety of equipment, such as optical modules, battery testers, medical instrumentation. This device can be used to replace larger transimpedance amplifiers, log amplifiers, programmable gain amplifiers, or programmable active filters.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Low Operating Voltage

The OPA3S328 amplifiers and switches operate on a single-supply voltage (2.2 V to 5.5 V), or a dual-supply voltage (± 1.1 V to ± 2.75 V), making these devices highly versatile, and easy to use with low supply rails. Use local bypass ceramic capacitors (typically, 0.001 μ F to 0.1 μ F) to ground on the power-supply pins, as well as a bypass capacitor connected between the positive and negative supply pins for dual-supply operation.

The digital input pins for switch and shutdown control (SELA0, SELA1, SELB0, SELB1) are referenced to the V+ supply for the positive rail, and to the digital ground (GND pin) for the negative rail. The GND pin can be forced to any voltage greater than V– and less than V+. However, the voltage between GND and V+ must be greater than the minimum requirement for the digital circuit block operation; see [セクション 7.4](#). For single-supply use cases, connect GND to V–.

The OPA3S328 amplifiers are fully specified from 2.2 V to 5.5 V and over the temperature range of -40°C to $+125^{\circ}\text{C}$.

7.3.2 Input and ESD Protection

The OPA3S328 incorporates internal electrostatic discharge (ESD) protection circuits on all pins. In the case of input and output pins, this protection primarily consists of current-steering diodes connected between the input and power-supply pins. These ESD protection diodes also provide in-circuit input overdrive protection, provided that the current is limited to 10 mA. Many input signals are inherently current-limited to less than 10 mA; therefore, a limiting resistor is not required. [Figure 7-1](#) shows how a series input resistor (R_S) can be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input; therefore, keep this value to a minimum in noise-sensitive applications.




Figure 7-1. Input Current Protection

7.3.3 Programmable Switches

The OPA3S328 features integrated switches that can be used in many different configurations. Two sets of switches each have a single input (INSA and INSB) that multiplexes to two or three different outputs (OUTSA1, 2, and 3 and OUTSB1, 2, and 3). The QFN package has both a 1-to-2 switch matrix and a 1-to-3 switch matrix. The DSBGA package has two 1-to-3 switch matrices. The switches feature *make-before-break* switching, meaning that when programmed to a different switch connection, the previous switch does not change to high-impedance state until the new switch is closed, with a typical 2- μ s delay when both switches are closed. This feature keeps the amplifier from operating in an open-loop state when the switches are used in a switched-gain transimpedance configuration.

7.3.4 Rail-to-Rail Input

The OPA3S328 features true rail-to-rail input operation, with supply voltages as low as ± 1.1 V (2.2 V). The design of the OPA3S328 amplifiers include an internal charge-pump that powers the amplifier input stage with an internal supply rail at approximately 1.6 V greater than the external supply (V_{S+}). This internal supply rail allows the single differential input pair to operate and remain very linear over a very-wide input common-mode range. A unique zero-crossover input topology eliminates the input offset transition region typical of many rail-to-rail, complementary-input-stage, operational amplifiers. This topology allows the OPA3S328 to provide excellent common-mode performance ($\text{CMRR} > 120$ dB, typical) over the entire common-mode input range, which extends 100 mV beyond both power-supply rails. When driving analog-to-digital converters (ADCs), the highly linear V_{CM} range of the OPA3S328 provides maximum linearity and lowest distortion.

7.3.5 Phase Reversal

The OPA3S328 op amps are designed to be immune to phase reversal when the input pins exceed the supply voltages, and thus provide further in-system stability and predictability. 図 7-2 shows the input voltage exceeding the supply voltage without any phase reversal.




図 7-2. No Phase Reversal

7.4 Device Functional Modes

The OPA3S328 is specified to operate when power-supply voltages are between 2.2 V to 5.5 V (single-ended). Each amplifier can also be placed in power-down mode, as described in the in the following subsection.

7.4.1 Power-Down Mode

The OPA3S328 amplifiers can be placed into a power-down state independently. When in this power-down state, the output of the amplifier is high-impedance ($> 1 \text{ G}\Omega$) and the amplifier consumes 30 μA of quiescent current.

Power down is controlled through digital logic pins SELA0, SELA1, SELB0 and SELB1, which require a minimum 1.8 V between $V+$ and GND to provide functionality. For guidance on programming the device for power down, see the logic table in 表 4-3.

8 Application and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

The OPA3S328 offers a unique combination of two outstanding dc and ac performance amplifiers, along with integrated low-leakage switches. This combination of devices can be configured in a variety of ways in many different circuit blocks, such as switched-gain transimpedance amplifiers, switched-gain voltage amplifiers, programmable frequency active filters, and flexible analog-to-digital converter front ends.

8.1.1 Capacitive Load and Stability

The OPA3S328 is designed to be used in high-speed applications for TIA and ADC input-driving amplifiers. As with all op amps, there can be specific instances where the OPA3S328 becomes unstable. The particular op-amp circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing whether an amplifier is stable in operation. An op amp in the unity-gain (1-V/V) buffer configuration and driving a capacitive load exhibits a greater tendency to become unstable than an amplifier operated at a higher noise gain, as seen in [図 5-29](#). The capacitive load, in conjunction with the op amp output resistance, creates a pole within the feedback loop that degrades the phase margin. The degradation of the phase margin increases as the capacitive loading increases. When operating in the unity-gain configuration, the OPA3S328 remains stable with a pure capacitive load up to 100 pF.

One technique to increase the capacitive load drive capability of an amplifier operating in a unity-gain configuration is to insert a small resistor (R_S), typically 10 Ω to 50 Ω , in series with the output. [図 8-1](#) shows this technique. This resistor significantly reduces the overshoot and ringing associated with large capacitive loads.




図 8-1. Improving Capacitive Load Drive

8.1.2 EMI Susceptibility and Input Filtering

Operational amplifiers vary in susceptibility to electromagnetic interference (EMI). If conducted EMI enters the operational amplifier, the dc offset observed at the amplifier output can shift from the nominal value while EMI is present. This shift is a result of signal rectification associated with the internal semiconductor junctions. While all operational amplifier pin functions can be affected by EMI, the input pins are most likely susceptible. The OPA3S328 operational amplifiers incorporate an internal input low-pass filter that reduces the amplifiers response to EMI. Both common-mode and differential-mode filtering are provided by the input filter. [Figure 8-2](#) shows the amplifier EMIRR response.




Figure 8-2. OPA3S328 EMIRR Response


8.1.3 Transimpedance Amplifier

Wide gain bandwidth, low-input bias current, low input voltage, and current noise make the OPA3S328 an excellent wideband photodiode transimpedance amplifier. Low-voltage noise is important because photodiode capacitance causes the effective noise gain of the circuit to increase at high frequency.

[Figure 8-3](#) shows the key elements to a transimpedance design, which are:

- expected diode capacitance (C_D); include the parasitic input common-mode voltage and differential-mode input capacitance
- desired transimpedance gain (R_F)
- gain-bandwidth (GBW) for the OPA3S328 (40 MHz)

With these three variables set, the feedback capacitor value (C_F) can be set to control the frequency response. C_F includes the stray capacitance of R_F , which is 0.2 pF for a typical surface-mount resistor.



NOTE: C_F is optional to prevent gain peaking, and includes the stray capacitance of R_F .

Figure 8-3. Dual-Supply Transimpedance Amplifier


For optimized frequency response, set the feedback pole as follows:

$$\frac{1}{2\pi R_F C_F} = \sqrt{\frac{GBW}{4\pi R_F C_D}} \quad (1)$$

式 2 calculates the bandwidth.

$$f_{-3dB} = \sqrt{\frac{GBW}{2\pi R_F C_D}} \quad (\text{Hz}) \quad (2)$$

For single-supply applications, the +IN input can be biased with a positive dc voltage to allow the output to reach true zero when the photodiode is not exposed to any light, and respond without the added delay that results from coming out of the negative rail. 図 8-4 shows this configuration. This bias voltage also appears across the photodiode, providing a reverse bias for faster operation.



NOTE: C_F is optional to prevent gain peaking, and includes the stray capacitance of R_F .

図 8-4. Single-Supply Transimpedance Amplifier

For more information, see the [Compensate Transimpedance Amplifiers Intuitively](#) and [Build a Programmable Gain Transimpedance Amplifier Using the OPA3S328](#) application reports.


8.1.3.1 Optimizing the Transimpedance Circuit

To achieve the best performance, select components according to the following guidelines:

1. For the lowest noise, select R_F to create the total required gain. A lower value for R_F and adding gain after the transimpedance amplifier generally produces poorer noise performance. The noise produced by R_F increases with the square-root of R_F ; whereas, the signal increases linearly. Therefore, signal-to-noise ratio improves when all the required gain is placed in the transimpedance stage.
2. Minimize photodiode capacitance and stray capacitance at the summing junction (inverting input). This capacitance causes the op-amp voltage noise to be amplified (increased amplification at high frequency). Use a low-noise voltage source to reverse-bias a photodiode to significantly reduce capacitance. Smaller photodiodes have lower capacitance. Use optics to concentrate light on a small photodiode.
3. Noise increases with increased bandwidth. Limit the circuit bandwidth to only that required. Use a capacitor across the R_F to limit bandwidth, even if not required for stability.
4. Circuit board leakage can degrade the performance of an otherwise well-designed amplifier. Clean the circuit board carefully. A circuit-board guard trace that encircles the summing junction and is driven at the same voltage helps to control leakage.

For more information, see the [Noise Analysis of FET Transimpedance Amplifiers](#) and the [Noise Analysis for High-Speed Op Amps](#) application reports.

8.2 Typical Application



8-5. Dual Transimpedance Front End With Gain Switching

8.2.1 Design Requirements

- Gain = 0.02 V/μA and 0.2 V/μA
- Low-pass cutoff frequency = 36 kHz
- 1% accuracy from 10 nA to 100 μA

8.2.2 Detailed Design Procedure

- Select transimpedance gains to align the measurement current range within the range of the ADC. For the [ADS7066](#), the input range is programmed to 5 V. Using this configuration, the peak current range is calculated by dividing the input range by the feedback resistor, R_{FB} , which yields 25 μ A for a 200-k Ω resistor and 250 μ A for a 20-k Ω feedback resistor.
- The current measurement LSB size is $5 \text{ V} / (R_F \times 65536)$. The result yields 381 pA resolution for a 200-k Ω feedback resistor, and 3.81 nA resolution for a 20-k Ω resistor.
- A dc voltage is used on the noninverting pin of the amplifier for two important reasons. The first reason is to reverse-bias the photodiode, which helps reduce photodiode capacitance and makes sure the photodiode does not operate in a forward-bias state. The second reason is to keep the output voltage of the amplifier from coming too close to the negative supply (V_-) voltage when the input current is zero. If the output voltage comes within approximately 40 mV (assuming a 10-k Ω load), the amplifier enters a saturation state, which results in loss of open-loop gain and slow transient response to exit the state (overload recovery). Typically 100 mV is enough to make sure that the amplifier does not saturate.
- A feedback capacitor can be used to help the stability of the circuit. Typically, if the feedback capacitor has a higher capacitance than the total input capacitance, advanced compensation schemes are not necessary to maintain stability of the amplifier along with the capacitance of the photodiode. This configuration can limit the usable bandwidth of the circuit; see [セクション 8.1.3.1](#) for further details.

8.2.3 Application Curve




図 8-6. OPA3S328 Transimpedance Gain

8.3 Power Supply Recommendations

The OPA3S328 is specified for operation from 2.2 V to 5.5 V ($\pm 1.1 \text{ V}$ to $\pm 2.75 \text{ V}$), and many specifications apply from -40°C to $+125^\circ\text{C}$.

注意

Supply voltages larger than 6 V can permanently damage the device; see [セクション 5.1](#).


Place 0.1- μ F bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see [セクション 8.4](#).

8.4 Layout

8.4.1 Layout Guidelines

The OPA3S328 contains two wideband amplifiers and an integrated charge pump. To realize the full operational performance of the device and remove the noise from the charge pump circuit, good high-frequency PCB layout practices must be employed. The bypass capacitors must be connected between each supply pin and ground as close to the device as possible. Additionally, in dual-supply systems, there must be a ceramic bypass capacitor between the supply pins. Use bypass capacitor traces designed for minimum inductance.

8.4.2 Layout Example



✎ 8-7. Layout Example

9 Device and Documentation Support

9.1 Device Support

9.1.1 Development Support

9.1.1.1 PSpice® for TI

PSpice® for TI は、アナログ回路の性能評価に役立つ設計およびシミュレーション環境です。レイアウトと製造に移る前に、サブシステムの設計とプロトタイプ・ソリューションを作成することで、開発コストを削減し、市場投入までの期間を短縮できます。

9.1.1.2 TINA-TI™ シミュレーション・ソフトウェア (無償ダウンロード)

TINA-TI™ シミュレーション・ソフトウェアは、SPICE エンジンに基づいた単純かつ強力な、使いやすい回路シミュレーション・プログラムです。TINA-TI シミュレーション・ソフトウェアは、TINA™ ソフトウェアのすべての機能を持つ無償バージョンで、パッシブ・モデルとアクティブ・モデルに加えて、マクロモデルのライブラリがプリロードされています。TINA-TI シミュレーション・ソフトウェアには、SPICE の標準的な DC 解析、過渡解析、周波数ドメイン解析などの全機能に加え、追加の設計機能が搭載されています。

TINA-TI シミュレーション・ソフトウェアは [設計ツールとシミュレーション Web](#) ページから無料でダウンロードでき、ユーザーが結果をさまざまな方法でフォーマットできる、広範な後処理機能を備えています。仮想計測器により、入力波形を選択し、回路ノード、電圧、および波形をプローブして、動的なクイック・スタート・ツールを作成できます。

注

これらのファイルを使用するには、TINA ソフトウェアまたは TINA-TI ソフトウェアがインストールされている必要があります。[TINA-TI™ ソフトウェア・フォルダ](#) から、無償の TINA-TI シミュレーション・ソフトウェアをダウンロードしてください。

9.1.1.3 TI のリファレンス・デザイン

TI のリファレンス・デザインは、TI の高精度アナログ・アプリケーション専門家により作成されたアナログ・ソリューションです。TI のリファレンス・デザインは、動作原理、部品の選択、シミュレーション、完全な PCB 回路図およびレイアウト、部品表、測定済みの性能を提供します。TI のリファレンス・デザインは、<http://www.ti.com/ww/en/analog/precision-designs/> からオンラインで入手できます。

9.1.1.4 フィルタ設計ツール

フィルタ設計ツール は単純で強力な、使いやすいアクティブ・フィルタ設計プログラムです。フィルタ設計ツールを使用すると、TI のベンダ・パートナーからの TI 製オペアンプやパッシブ・コンポーネントを使用して、最適なフィルタ設計を作成できます。

フィルタ設計ツール は、[設計ツールとシミュレーション Web](#) ページから Web 対応ツールとして利用でき、包括的な複数段アクティブ・フィルタ・ソリューションをわずか数分で設計、最適化、シミュレーションできます。

9.2 Documentation Support

9.2.1 Related Documentation

The following documents are relevant to using the OPA3S328, and recommended for reference. All are available for download at www.ti.com (unless otherwise noted):

- Texas Instruments, [PM2.5/PM10 Particle Sensor Analog Front-End for Air Quality Monitoring Design](#)
- Texas Instruments, [QFN/SON PCB Attachment](#)
- Texas Instruments, [Quad Flatpack No-Lead Logic Packages](#)
- Texas Instruments, [Compensate Transimpedance Amplifiers Intuitively](#)
- Texas Instruments, [Noise Analysis of FET Transimpedance Amplifiers](#)
- Texas Instruments, [Noise Analysis for High-Speed Op Amps](#)
- Texas Instruments, [Build a Programmable Gain Transimpedance Amplifier Using the OPA3S328](#)

9.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

9.4 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

9.5 Trademarks

TINA-TI™ and テキサス・インスツルメンツ E2E™ are trademarks of Texas Instruments.

TINA™ is a trademark of DesignSoft, Inc.

PSpice® is a registered trademark of Cadence Design Systems, Inc.

すべての商標は、それぞれの所有者に帰属します。

9.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.7 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

10 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision C (August 2023) to Revision D (December 2023)	Page
• OPA3S328 YBJ (DSBGA, 24) パッケージのステータスを事前情報 (サンプルありのプレビュー) から量産データ (アクティブ) に変更.....	1

Changes from Revision B (November 2021) to Revision C (August 2023) **Page**

- OPA3S328 YBJ (DSBGA, 24) パッケージのステータスをプレビュー (サンプルなし) から事前情報 (サンプルありのプレビュー) に変更.....1
 - Changed the ESD rating to the bidirectional value.....5
 - Changed open-loop output impedance symbol from Ro to Zo.....6
-

Changes from Revision A (September 2021) to Revision B (November 2021) **Page**

- Changed YBJ preview Figure 5-2 to correct pin configuration.....3
-

Changes from Revision * (October 2020) to Revision A (September 2021) **Page**

- OPA3S328 RGR (VQFN-20) パッケージのステータスを事前情報 (プレビュー) から量産データ (アクティブ) に変更 1
-

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
OPA3S328RGRR	Active	Production	VQFN (RGR) 20	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	O3S328
OPA3S328RGRR.A	Active	Production	VQFN (RGR) 20	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	O3S328
OPA3S328RGRT	Active	Production	VQFN (RGR) 20	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	O3S328
OPA3S328RGRT.A	Active	Production	VQFN (RGR) 20	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	O3S328
OPA3S328YBJR	Active	Production	DSBGA (YBJ) 24	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	OPA3S328
OPA3S328YBJR.A	Active	Production	DSBGA (YBJ) 24	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	OPA3S328

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA3S328RGRR	VQFN	RGR	20	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q2
OPA3S328RGRT	VQFN	RGR	20	250	180.0	12.4	3.75	3.75	1.15	8.0	12.0	Q2
OPA3S328YBJR	DSBGA	YBJ	24	3000	180.0	8.4	2.24	2.24	0.45	4.0	8.0	Q1


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA3S328RGRR	VQFN	RGR	20	3000	367.0	367.0	35.0
OPA3S328RGRT	VQFN	RGR	20	250	210.0	185.0	35.0
OPA3S328YBJR	DSBGA	YBJ	24	3000	182.0	182.0	20.0


YBJ0024



PACKAGE OUTLINE

DSBGA - 0.35 mm max height

DIE SIZE BALL GRID ARRAY



4226700/A 03/2021

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


YBJ0024

DSBGA - 0.35 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 30X



SOLDER MASK DETAILS
NOT TO SCALE

4226700/A 03/2021

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).

EXAMPLE STENCIL DESIGN

YBJ0024

DSBGA - 0.35 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE: 30X

4226700/A 03/2021

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

GENERIC PACKAGE VIEW


RGR 20


VQFN - 1 mm max height

3.5 x 3.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.





4219031/B 04/2022

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RGR0020A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 20X



SOLDER MASK DETAILS

4219031/B 04/2022

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RGR0020A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 20X

EXPOSED PAD 21
81% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4219031/B 04/2022

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとしします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](https://www.ti.com) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日：2025 年 10 月