

参考資料



SN65220, SN65240, SN75240

JAJSLR6J – FEBRUARY 1997 – REVISED AUGUST 2022

SNx52x0 USB ポート過渡電流サプレッサ

1 特長

- サブミクロンの 3V または 5V 回路をノイズ過渡から保 護するように設計
- 以下を上回るポート ESD 保護性能:
 - 人体モデルで 15kV
 - マシン・モデルで 2kV
- WCSP チップ・スケール・パッケージで提供
- スタンドオフ電圧:6V (最小値)
- 低電流リーク:1µA 以下 (6V の場合)
- 低キャパシタンス:35pF (標準値)

2 アプリケーション

- USB フルスピード・ホスト、ハブ、ペリフェラル
- ポート

3 概要

SN65220 デバイスはデュアル、SN65240 および SN75240 デバイスはクワッドの単方向過渡電圧サプレッ サ (TVS) です。これらのデバイスは、USB (Universal Serial Bus) ロー / フルスピード・ポートに対する電気的ノ イズ過渡保護を提供します。入力容量が 35pF であるた め、ハイスピード USB 2.0 アプリケーションには適してい ません。


ケーブル接続されたすべての I/O は、各種ノイズ源からの 電気的ノイズの過渡現象にさらされる可能性があります。 このようなノイズ過渡は、十分な大きさと持続時間を持つ場 合、USB トランシーバまたは USB ASIC に損傷を与える 可能性があります。

SN65220、SN65240、SN75240 デバイスの ESD 性能 は、IEC61000-4-2 に従ってシステム・レベルで測定され ています。しかし、システム設計はこれらの試験の結果に 影響を及ぼします。高水準の適合性を達成するには、入 念な基板設計およびレイアウト技術が必要です。

製品情報(1)

部品番号	パッケージ	本体サイズ (公称)
SN65220	SOT-23 (6)	2.90mm × 1.60mm
31103220	DSBGA (4)	0.925mm × 0.925mm
SN65240	PDIP (8)	9.09mm × 6.35mm
SN75240	TSSOP (8)	3.00mm × 4.40mm

利用可能なすべてのパッケージについては、このデータシートの 末尾にある注文情報を参照してください。



7.5 5 Current - A 2.5 0 -2.5 -5 -7.5 -10 -10 -5 5 0 10 15 Voltage - V

TVS の電流と電圧との関係



Table of Contents

	D.0 0.	Contonto	
1 特長	1	9.3 Feature Description	7
2 アプリケーション	1	9.4 Device Functional Modes	
3 概要	1	10 Application and Implementation	
4 Revision History		10.1 Application Information	
5 Device Comparison Table		10.2 Typical Application	<mark>8</mark>
6 Pin Configuration and Functions		11 Power Supply Recommendations	10
7 Specifications		12 Layout	
7.1 Absolute Maximum Ratings		12.1 Layout Guidelines	
7.2 ESD Ratings		12.2 Layout Example	
7.3 Recommended Operating Conditions		13 Device and Documentation Support	11
7.4 Thermal Information		13.1 Receiving Notification of Documentation Update	s 11
7.5 Electrical Characteristics		13.2 サポート・リソース	11
7.6 Typical Characteristics		13.3 Trademarks	11
8 Parameter Measurement Information		13.4 Electrostatic Discharge Caution	11
9 Detailed Description		13.5 Glossary	11
9.1 Overview		14 Mechanical, Packaging, and Orderable	
9.2 Functional Block Diagram		Information	11
4 Revision History 資料番号末尾の英字は改訂を表しています。そのは Changes from Revision I (April 2021) to Revis ・ Updated the <i>SN65220</i> , <i>SN65240</i> , and <i>SN752</i>	sion J (Page 3
Changes from Revision H (May 2015) to Revi	sion I (/	April 2021) F	Page
文書全体にわたって表。図、相互参昭の採番方	法を更美	Ť	1
		ion Schematic for ESD Protection of USB Transceive	
3			
• Updated the units from O to Ω in the Layout I	Example	e of a 4-Layer Board With SN65220 figure	10

Changes from Revision G (August 2008) to Revision H (May 2015)

Submit Document Feedback

Page

5 Device Comparison Table

PRODUCT	SUPPRESSORS	T _A - RANGE	PACKAGE
SN65220	2	–40°C to 85°C	WCSP-4
31103220	2	_40 C to 65 C	SOT23-6
SN65240	4	-40°C to 85°C	DIP-8
31103240		-40 C to 65 C	TSSOP-8
SN75240	4	0°C to 70°C	DIP-8
SN75240	4	0 0 10 70 0	TSSOP-8

6 Pin Configuration and Functions






図 6-1. DBV Package, 6-Pin SOT-23 (Top View)

図 6-2. P, PW Package,s 8-Pin PDIP, TSSOP (Top View)

表 6-1. Pin Functions

	PIN		TYPE	DESCRIPTION		
NAME	DBV	P, PW	1175	DESCRIPTION		
Α	6	8	Analog input	Transient suppressor input – Line 1		
В	4	6	Analog input Transient suppressor input – Line 2			
С	_	2	Analog input	Transient suppressor input – Line 3		
D	_	4	Analog input	Transient suppressor input – Line 4		
GND	2, 5	1, 3, 5, 7	Power	Local device ground		
NC	1, 3	_	_	Internally not connected		




図 6-3. YZB Package, 4-Pin DSBGA (Top View)

表 6-2. Pin Functions

PIN		TYPE	DESCRIPTION		
NO.	NAME	1175	DESCRIPTION		
A1	Α	Analog input	Transient suppressor input – Line 1		
B1	В	Analog input	Transient suppressor input – Line 2		
A2, B2	GND	Power	Local device ground		



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
P _{D(peak)}	Peak power dissipation		60	W
I _{FSM}	Peak forward surge current		3	Α
I _{RSM}	Peak reverse surge current		-9	Α
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under セクション 7.3 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±15000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±2000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

			MIN	MAX	UNIT
т.	Ambient temperature	SN75240	0	70	°C
I A Ambient	Ambient temperature	SN65220, SN65240	-40	85	

7.4 Thermal Information

		SN65	5220	SN65240,	SN75240	
	THERMAL METRIC(1)	DBV (SOT-23)			PW (TSSOP)	UNIT
		6 PINS	8 PI			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	199.5	170	67.5	185.3	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	159.7	1.8	57.9	68.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	51.1	43.5	44.5	114.0	°C/W
ΨЈТ	Junction-to-top characterization parameter	41	9.2	36.2	9.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	50.5	43.5	44.5	112.3	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

7.5 Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{lkg}	Leakage current	V _I = 6 V at A, B, C, or D terminals			1	μΑ
V _(BR)	Breakdown voltage	V _I = 1 mA at A, B, C, or D terminals	6.5	7	8	V
C _{IN}	Input capacitance to ground	V _I = 0.4 sin (4E6πt) + 0.5 V		35		pF

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

7.6 Typical Characteristics

 $T_A = 25$ °C unless otherwise noted.




図 7-1. Transient-Voltage-Suppressor Current vs Voltage

8 Parameter Measurement Information




図 8-1. Measurement of Leakage Current




図 8-2. Measurement of Breakdown Voltage

9 Detailed Description

9.1 Overview

The SN65220, SN65240, and SN75240 devices integrate multiple unidirectional transient voltage suppressors (TVS).

☑ 9-1 shows the equivalent circuit diagram of a single TVS diode.

For positive transient voltages, only the Q1 transistor determines the switching characteristic. When the input voltage reaches the Zener voltage, V_Z , Zener diode D1 conducts; therefore, allowing for the base-emitter voltage, V_{BE} , to increase. At $V_{IN} = V_Z + V_{BE}$, the transistor starts conducting. From then on, its on-resistance decreases linearly with increasing input voltage.

For negative transient voltages, only diode D2 determines the switching characteristic. Here, switching occurs when the input voltage exceeds the diode forward voltage, V_{FW} .





図 9-1. TVS Structure and Current — Voltage Characteristic

9.2 Functional Block Diagram





9.3 Feature Description

The SN65220, SN65240, and SN75240 family of unidirectional transient voltage suppressors provide transient protection to Universal Serial Bus low and full-speed ports. These TVS diodes provide a minimum breakdown voltage of 6.5-V to protect USB transceivers and USB ASICs typically implemented in 3-V or 5-V digital CMOS technology.

9.4 Device Functional Modes

TVS diodes possess two functional modes, a high-impedance and a conducting mode.

During normal operating conditions, that is in the absence of high voltage transients, the breakdown voltage of TVS diodes is not exceeded and the devices remain high-impedance.

In the presence of high-voltage transients the breakdown voltage is exceeded. The TVS diodes then conduct and become low-impedance. In this mode excessive transient energy is shunted directly to local circuit ground, preventing USB transceivers from electrical damage.

10 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。


10.1 Application Information

The USB has become a popular solution to connect PC peripherals. The USB allows devices to be hot-plugged in and out of the existing PC system without rebooting or turning off the PC. Because frequent human interaction with the USB system occurs as a result of its attractive hot-plugging ability, there is the possibility for large ESD strikes and damage to crucial system elements. The ESD protection included on the existing hardware is typically in the 2-kV to 4-kV range for the human body model (HBD) and 200-V to 300-V for the machine model (MM). The ESD voltage levels found in a normal USB operating environment can exceed these levels. The SN75240, SN65240, and SN65220 devices will increase the robustness of the existing USB hardware to ESD strikes common to the environment in which USB is likely to be used.

10.2 Typical Application

☑ 10-1 shows a typical USB system and application of the SN75240, SN65240, and SN65220 devices. Connections to pin A from the D+ data line, pin B from the D− data line, and the device grounds from the GND line that already exists are necessary to increase the amount of ESD protection provided to the USB port.

The design of the suppressor gives it very low maximum current leakage of 1 μ A, a very low typical capacitance of 35 pF, and a standoff voltage minimum of 6 V. Because of these levels, the SN75240, SN65240, and SN65220 devices will provide added protection to the USB system hardware during ESD events without introducing the high capacitance and current leakage levels typical of external transient voltage suppressors. The addition of an SN75240, SN65240, or SN65220 device is beneficial to both full-speed and low-speed USB 1.1 bandwidth standards.






図 10-1. Typical Application Schematic for ESD Protection of USB Transceivers



10.2.1 Design Requirements

For this design example, use the parameters listed in 表 10-1 as design parameters.

表 10-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Minimum breakdown voltage (TVS)	6.5 V
Maximum supply voltage (USB transceiver)	5.5 V
Typical junction capacitance (TVS)	35 pF
Maximum data rate (USB transceiver)	12 Mbps

10.2.2 Detailed Design Procedure

To effectively protect USB transceivers, use TVS diodes with breakdown voltages close to 6 V, such as the SN65220, SN65240, or SN75220 devices.

Because of the TVS junction capacitance of 35 pF, apply these TVS diodes only to USB transceivers with full-speed capability that is 12 Mbps maximum.

Place the TVS diodes as close to the board connector as possible to prevent transient energies from entering further board space.

Connect the TVS diode between the data lines (D+, D-) and local circuit ground (GND).

Because noise transient represents high-speed frequencies, ensure low-inductance return paths for the transient currents by providing a solid ground plane and using two VIAs connecting the TVS terminals to ground.

10.2.3 Application Curve




図 10-2. HBM Curve

11 Power Supply Recommendations

Unlike other semiconductor components that require a supply voltage to operate, the SN65220, SN65240, and SN75240 transient suppressors are combinations of multiple p-n diodes, activated by transient voltages. Therefore, these transient suppressors do not require external voltage supplies.

12 Layout

12.1 Layout Guidelines

The multiple ground pins provided lower the connection resistance to ground. In order to improve circuit operation, a connection to all ground pins must be provided on the system printed circuit board. Without proper device connection to ground, the speed and protection capability of the device will be degraded.

- The ground termination pads should be connected directly to a ground plane on the board for optimum performance. A single trace ground conductor will not provide an effective path for fast rise-time transient events including ESD due to parasitic inductance.
- Nominal inductive values of a PCB trace are approximately 20 nH/cm. This value may seem small, but an
 apparent short length of trace may be sufficient to produce significant L(di/dt) effects with fast rise-time ESD
 spikes.
- Mount the TVS as close as possible to the I/O socket to reduce radiation originating from the transient as it is routed to ground.

注

Direct connective paths of the traces are taken to the suppressor mounting pads to minimize parasitic inductance in the surge-current conductive path, thus minimizing L(di/dt) effects.

12.2 Layout Example




図 12-1. Layout Example of a 4-Layer Board With SN65220



13 Device and Documentation Support

13.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.2 サポート・リソース

TI E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

13.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

13.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 9-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN65220DBVR	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SADI
SN65220DBVR.A	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SADI
SN65220DBVRG4	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	-	Call TI	Call TI	-40 to 85	
SN65220DBVT	Obsolete	Production	SOT-23 (DBV) 6	-	-	Call TI	Call TI	-40 to 85	SADI
SN65240P	Active	Production	PDIP (P) 8	50 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN65240P
SN65240P.A	Active	Production	PDIP (P) 8	50 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN65240P
SN65240PW	Obsolete	Production	TSSOP (PW) 8	-	-	Call TI	Call TI	-40 to 85	A65240
SN65240PWR	Active	Production	TSSOP (PW) 8	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	A65240
SN65240PWR.A	Active	Production	TSSOP (PW) 8	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	A65240
SN75240P	Active	Production	PDIP (P) 8	50 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN75240P
SN75240P.A	Active	Production	PDIP (P) 8	50 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN75240P
SN75240PW	Obsolete	Production	TSSOP (PW) 8	-	-	Call TI	Call TI	0 to 70	A75240

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 9-Nov-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN65220:

Automotive: SN65220-Q1


NOTE: Qualified Version Definitions:


Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65220DBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN65240PWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

www.ti.com 24-Jul-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65220DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
SN65240PWR	TSSOP	PW	8	2000	353.0	353.0	32.0

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN65240P	Р	PDIP	8	50	506	13.97	11230	4.32
SN65240P.A	Р	PDIP	8	50	506	13.97	11230	4.32
SN75240P	Р	PDIP	8	50	506	13.97	11230	4.32
SN75240P.A	Р	PDIP	8	50	506	13.97	11230	4.32

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.





SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日: 2025 年 10 月