
**TFP410** 









JAJST56D - OCTOBER 2001 - REVISED FEBRUARY 2024

# TFP410 TI PanelBus™ デジタル トランスミッタ

# 1 特長

- DVI (Digital Visual Interface) 準拠 1
- 最大 165MHz のピクセル レートをサポート (60Hz で 1080p と WUXGA を含む)
- ユニバーサル グラフィックス コントローラ インターフェ イス:
  - 12 ビット、デュアル エッジおよび 24 ビット、シング ルエッジの入力モード
  - 調整可能な 1.1V~1.8V および標準 3.3V CMOS 入力信号レベル
  - 完全差動およびシングルエンド入力クロックモード
  - Intel<sup>™</sup> 81x チップセットと互換性のある標準 Intel 12 ビット デジタル ビデオ ポート
- PLL ノイズ耐性を強化:
  - オンチップ レギュレータとバイパス コンデンサによ りシステム コストを削減
- 強化されたジッタ性能:
  - HSYNC ジッタ異常なし
  - データ依存ジッタは無視できる程度
- I<sup>2</sup>C シリアル インターフェイスを使ってプログラム可能
- ホットプラグおよびレシーバ検出によるモニタ検出
- 3.3V 単一電源動作
- TIの PowerPAD™ パッケージを使用した 64 ピン **TQFP**
- TI の高度な 0.18µm EPIC-5™ CMOS プロセステクノ ロジー
- Sil164 DVIトランスミッタとピン互換<sup>1</sup>

# 2 アプリケーション

- DVD
- Blu-ray<sup>™</sup>
- HD プロジェクタ
- DVI/HDMI トランスミッタ 2

## 3 概要

TFP410 デバイスは、テキサス・インスツルメンツ の PanelBus™ フラットパネル ディスプレイ製品であり、エン ドツー エンド DVI 1.0 準拠ソリューションの包括的なファ ミリの一部です。PC およびコンシューマ エレクトロニクス 業界を対象にしています。


TFP410 デバイスにはユニバーサル インターフェイスが搭 載されており、最も一般的に入手可能なグラフィックスコン トローラと直接接続できます。このユニバーサル インター フェイスは、選択可能なバス幅、調節可能な信号レベル、 差動/シングルエンド クロックを特長としています。1.1V~ 1.8V 可変のデジタル インターフェイスにより、低 EMI の 高速バスを実現し、12 ビットまたは 24 ビットのインターフ ェイスとシームレスに接続できます。 DVI インターフェイス は、24 ビット True Color ピクセル フォーマットで、 165MHz、UXGA までのフラットパネル ディスプレイ解像 度をサポートしています。

TFP410 デバイスは、革新的な PanelBus 回路と、TI の 先進的な 0.18µm EPIC-5 CMOS プロセス テクノロジ ー、および TI の超低グランドインダクタンス PowerPAD パッケージを組み合わせたものです。その結果、小型の 64 ピン TQFP パッケージで、信頼性、低消費電流、低ノ イズの高速デジタル インターフェイス ソリューションを実現 しました。

#### パッケージ情報

部品番号	パッケージ (1)	パッケージ サイズ <sup>(2)</sup>		
TFP410	PAP (HTQFP, 64)	12mm × 12mm		

- 詳細については、セクション 10 を参照してください。 (1)
- パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピ ンも含まれます。



代表的な HDMI インターフェイス

<sup>&</sup>lt;sup>1</sup> DVI (Digital Visual Interface) 仕様は、デジタル ディスプレイへの高速デジタル接続のために DDWG (Digital Display Working Group) によっ て開発された業界標準であり、業界をリードする PC およびコンシューマ エレクトロニクスメーカーによって採用されています。 TFP410 は、DVI リ ビジョン 1.0 仕様に準拠しています。

<sup>2</sup> HDMI ビデオのみ



## **Table of Contents**

1 特長	1 6.5 Programming	18
2 アプリケーション		19
3 概要	<b>- 4</b>	<mark>26</mark>
4 Pin Configuration and Functions		26
5 Specifications		26
5.1 Absolute Maximum Ratings		<mark>2</mark> 9
5.2 ESD Ratings	7 1 1	29
5.3 Recommended Operating Conditions	0 Davida a and Da arros and add a consument	34
5.4 Thermal Information	• 100 × 0 = = = = = 0 = 0 = = 100	34
5.5 Electrical Characteristics	.7 8.2 サポート・リソース	34
5.6 Timing Requirements		34
5.7 Typical Characteristics		34
6 Detailed Description1	0 8.5 用語集	34
6.1 Overview1		
6.2 Functional Block Diagram1	10 Mechanical, Packaging, and Orderable	
6.3 Feature Description1		35
6.4 Device Functional Modes1	2	

# 4 Pin Configuration and Functions




図 4-1. PAP Package, 64 Pin HTQFP (Top View)



## 表 4-1. Pin Functions

PIN		(4)	表 4-1. Pin Functions
NAME	NO.	TYPE <sup>(1)</sup>	DESCRIPTION
INPUT			
			The upper 12 bits of the 24-bit pixel bus
DATA[23:12]	36-47	I	In 24-bit, single-edge input mode (BSEL = high), this bus inputs the top half of the 24-bit pixel bus. In 12-bit, dual-edge input mode (BSEL = low), these bits are not used to input pixel data. In this mode, the state of DATA[23:16] is input to the I $^2$ C register CFG. This allows 8 bits of user configuration data to be read by the graphics controller through the I $^2$ C interface (see $200000000000000000000000000000000000$
			The lower 12 bits of the 24-bit pixel bus/12-bit pixel bus input
DATA[11:0]	50-55, 58-63	I	In 24-bit, single-edge input mode (BSEL = high), this bus inputs the bottom half of the 24-bit pixel bus. In 12-bit, dual-edge input mode (BSEL = low), this bus inputs 1/2 a pixel (12 bits) at every latch edge (both rising and falling) of the clock.
IDCK- IDCK+	56 57	I	Differential clock input. The TFP410 supports both single-ended and fully differential clock input modes. In the single-ended clock input mode, the IDCK+ input (pin 57) should be connected to the single-ended clock source and the IDCK- input (pin 56) should be tied to GND. In the differential clock input mode, the TFP410 uses the crossover point between the IDCK+ and IDCK- signals as the timing reference for latching incoming data DATA[23:0], DE, HSYNC, and VSYNC. The differential clock input mode is only available in the low signal swing mode.
DE	2	I	Data enable. As defined in DVI 1.0 specification, the DE signal allows the transmitter to encode pixel data or control data on any given input clock cycle. During active video (DE = high), the transmitter encodes pixel data, DATA[23:0]. During the blanking interval (DE = low), the transmitter encodes HSYNC, VSYNC and CTL[3:1].
HSYNC	4	ı	Horizontal sync input
VSYNC	5	1	Vertical sync input
A3/DK3 CTL2/A2/DK2 CTL1/A1/DK1	6 7 8	ı	The operation of these three multifunction inputs depends on the settings of the ISEL (pin 13) and DKEN (pin 35) inputs. All three inputs support 3.3V CMOS signal levels and contain weak pulldown resistors so that if left unconnected they default to all low. When the $I^2C$ bus is disabled (ISEL = low) and the de-skew mode is disabled (DKEN = low), pins 7 and 8 become the control inputs, CTL[2:1], which can be used to send additional information across the DVI link during the blanking interval (DE = low). Pin 6 is not used. When the $I^2C$ bus is disabled (ISEL = low) and the de-skew mode is enabled (DKEN = high), these three inputs become the de-skew inputs DK[3:1], used to adjust the setup and hold times of the pixel
			data inputs DATA[23:0], relative to the clock input IDCK±.  When the I <sup>2</sup> C bus is enabled (ISEL = high), these three inputs become the 3 LSBs of the I <sup>2</sup> C target address, A[3:1].
CONFIGURATIO	N/PROGR	AMMING	
MSEN/PO1	11	0	Monitor sense/programmable output 1. The operation of this pin depends on whether the $I^2C$ interface is enabled or disabled. This pin has an open-drain output and is only 3.3V tolerant. An external $5k\Omega$ pullup resistor connected to $V_{DD}$ is required on this pin. When $I^2C$ is disabled (ISEL = low), a high level indicates a powered on receiver is detected at the differential outputs. A low level indicates a powered on receiver is not detected. This function is only valid in dc-coupled systems. When $I^2C$ is enabled (ISEL = high), this output is programmable through the $I^2C$ interface (see the
			I <sup>2</sup> C register descriptions section).
ISEL/ RST	13	ı	I <sup>2</sup> C interface select/I <sup>2</sup> C RESET (active low, asynchronous)  If ISEL is high, then the I <sup>2</sup> C interface is active. Default values for the I <sup>2</sup> C registers can be found in the see セクション 6.6.  If ISEL is low, then I <sup>2</sup> C is disabled and the chip configuration is specified by the configuration pins
			(BSEL, DSEL, EDGE, VREF) and state pins (PD, DKEN).  If ISEL is brought low and then back high, the I <sup>2</sup> C state machine is reset. The register values are changed to their default values and are not preserved from before the reset.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

3



# 表 4-1. Pin Functions (続き)

PIN		TYPE(1)	DESCRIPTION			
NAME	NO.	IYPE	DESCRIPTION			
			Input bus select/I <sup>2</sup> C clock input. The operation of this pin depends on whether the I <sup>2</sup> C interface is enabled or disabled. This pin is only 3.3V tolerant.			
BSEL/SCL	15	1	When I <sup>2</sup> C is disabled (ISEL = low), a high level selects 24-bit input, single-edge input mode. A low level selects 12-bit input, dual-edge input mode.			
			When I <sup>2</sup> C is enabled (ISEL = high), this pin functions as the I <sup>2</sup> C clock input (see $\frac{1}{2}$ ε 6.6). In this configuration, this pin has an open-drain output that requires an external 5kΩ pullup resistor connected to V <sub>DD</sub> .			
			DSEL/I <sup>2</sup> C data. The operation of this pin depends on whether the I <sup>2</sup> C interface is enabled or disabled. This pin is only 3.3V tolerant.			
DSEL/SDA	14	I/O	When I <sup>2</sup> C is disabled (ISEL = low), this pin is used with BSEL and $V_{REF}$ to select the single-ended or differential input clock mode (see $\gtrsim$ 6-1).			
			When I <sup>2</sup> C is enabled (ISEL = high), this pin functions as the I <sup>2</sup> C bidirectional data line. In this configuration, this pin has an open-drain output that requires an external $5k\Omega$ pullup resistor connected to $V_{DD}$ .			
			Edge select/hot plug input. The operation of this pin depends on whether the I <sup>2</sup> C interface is enabled or disabled. This input is 3.3V tolerant only.			
EDGE/HTPLG	9	I	When I <sup>2</sup> C is disabled (ISEL = low), a high level selects the primary latch to occur on the rising edge of the input clock IDCK+. A low level selects the primary latch to occur on the falling edge of the input clock IDCK+. This is the case for both single-ended and differential input clock modes.			
			When I <sup>2</sup> C is enabled (ISEL = high), this pin is used to monitor the hot plug detect signal. When used for <i>hot-plug</i> detection, this pin requires a series $1k\Omega$ resistor.			
						Data de-skew enable. The de-skew function can be enabled either through $I^2C$ or by this pin when $I^2C$ is disabled. When de-skew is enabled, the input clock to data setup/hold time can be adjusted in discrete trim increments. The amount of trim per increment is defined by $t_{(STEP)}$ .
DKEN	35	I	When I <sup>2</sup> C is disabled (ISEL = low), a high level enables de-skew with the trim increment determined by pins DK[3:1] (see セクション 6.4.2). A low level disables de-skew and the default trim setting is used.			
			When $I^2C$ is enabled (ISEL = high), the value of DKEN and the trim increment are selected through $I^2C$ . In this configuration, the DKEN pin should be tied to either GND or $V_{DD}$ to avoid a floating input.			
			Input reference voltage. Selects the swing range of the digital data inputs (DATA[23:0], DE, HSYNC, VSYNC, and IDCK±).			
\/	3		For high-swing 3.3V input signal levels, V <sub>REF</sub> should be tied to V <sub>DD</sub> .			
V <sub>REF</sub>	3	'	For low-swing input signal levels, $V_{REF}$ should be set to half of the maximum input voltage level. See $20.3 \times 5.3$ for the allowable range for $V_{REF}$ .			
			The desired V <sub>REF</sub> voltage level is typically derived using a simple voltage-divider circuit.			
			Power down (active low). In the powerdown state, only the digital I/O buffers and I <sup>2</sup> C interface remain active.			
PD	10		When I <sup>2</sup> C is disabled (ISEL = low), a high level selects the normal operating mode. A low level selects the powerdown mode.			
PU	10	I	When I <sup>2</sup> C is enabled (ISEL = high), the power-down state is selected through I <sup>2</sup> C. In this configuration, the $\overline{PD}$ pin should be tied to GND.			
			Note: The default register value for $\overline{PD}$ is low, so the device is in powerdown mode when I <sup>2</sup> C is first enabled or after an I <sup>2</sup> C RESET.			
RESERVED		•				
RESERVED	34	I	This pin is reserved and must be tied to GND for normal operation.			
DVI DIFFERENT	IAL SIGNA	AL OUTPU	T PINS			
TX0+ TX0-	25 24	0	Channel 0 DVI differential output pair. TX0± transmits the 8-bit blue pixel data during active video and HSYNC and VSYNC during the blanking interval.			
TX1+ TX1-	28 27	0	Channel 1 DVI differential output pair. TX1± transmits the 8-bit green pixel data during active video and CTL[1] during the blanking interval.			



## 表 4-1. Pin Functions (続き)

PIN			χ τ τι τι αποσοπο (μυμε)
NAME	NO.	TYPE <sup>(1)</sup>	DESCRIPTION
TX2+ TX2-	31 30	0	Channel 2 DVI differential output pair. TX2± transmits the 8-bit red pixel data during active video and CTL[3:2] during the blanking interval.
TXC+ TXC-	22 21	0	DVI differential output clock.
TFADJ	19	I	Full-scale adjust. This pin controls the amplitude of the DVI output voltage swing, determined by the value of the pullup resistor $R_{TFADJ}$ connected to $TV_{DD}$ .
POWER AND G	ROUND PI	NS	
$DV_DD$	1, 12, 33	Power	Digital power supply. Must be set to 3.3V nominal.
$PV_{DD}$	18	Power	PLL power supply. Must be set to 3.3V nominal.
TV <sub>DD</sub>	23, 29	Power	Transmitter differential output driver power supply. Must be set to 3.3V nominal.
DGND	16, 48, 64	Ground	Digital ground
PGND	17	Ground	PLL ground
TGND	20, 26, 32	Ground	Transmitter differential output driver ground
NC	49	NC	No connection required. If connected, tie high.

<sup>(1)</sup> I = input, O = output, NC = no conection, P = power, G = ground

資料に関するフィードバック(ご意見やお問い合わせ)を送信

5

Product Folder Links: TFP410



## **5 Specifications**

# 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
$DV_DD,PV_DD,\ TV_DD$	Supply voltage range	-0.5	4	V
	Input voltage, logic/analog signals	-0.5	4	V
R <sub>T</sub>	External DVI single-ended termination resistance		0 to open circuit	Ω
	External TFADJ resistance, RTFADJ	30	0 to open circuit	Ω
	Case temperature for 10 seconds		260	°C
	JEDEC latch-up (EIA/JESD78)		100	mA
T <sub>stg</sub>	Storage temperature		260	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 5.2 ESD Ratings

				VALUE	UNIT	
V	Electrostatic discharge	Human body model (HBM), per ANSI/	DVI pins	±4000	V	
V <sub>(ESD)</sub>	Lieurostatic distriarge	ESDA/JEDEC JS-001 <sup>(1)</sup>	All other pins	±2000		

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
$V_{DD}$	Supply voltage ( $DV_{DD}$ , $PV_{DD}$ , $TV_{DD}$ )		3.0	3.3	3.6	V
// Input reference veltage		Low-swing mode	0.55	V <sub>DDQ</sub> /2 <sup>(1)</sup>	0.9	V
V <sub>REF</sub>	Input reference voltage	High-swing mode			$DV_DD$	V
$AV_{DD}$	DVI termination supply voltage <sup>(2)</sup>	DVI receiver	3.14	3.3	3.46	V
R <sub>T</sub>	DVI Single-ended termination resistance <sup>(3)</sup>	DVI receiver	45	50	55	Ω
R <sub>(TFADJ)</sub>	TFADJ resistor for DVI-compliant V <sub>(SWING)</sub> range	400mV = V <sub>(SWING)</sub> = 600mV	505	510	515	Ω
T <sub>A</sub>	Operating free-air temperature range		0	25	70	°C

- (1)  $V_{DDQ}$  defines the maximum low-level input voltage, it is not an actual input voltage.
- (2)  $AV_{DD}$  is the termination supply voltage of the DVI link.
- (3) R<sub>T</sub> is the single-ended termination resistance at the receiver end of the DVI link.

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated



## **5.4 Thermal Information**

	THERMAL METRIC <sup>(1)</sup>	PAP	UNIT
		64 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	26.6	
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	14.1	
$R_{\theta JB}$	Junction-to-board thermal resistance	11.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.4	
ΨЈВ	Junction-to-board characterization parameter	11.2	
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	0.9	

<sup>(1)</sup> For more information about traditional and new thermal metrics, IC Package Thermal Metrics application report (SPRA953).

#### 5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC SPE	CIFICATIONS					
	High-level input voltage (Data, DE, VSYNC,	$V_{REF} = DV_{DD}$	0.7V <sub>DD</sub>			
V <sub>IH</sub>	HSYNC, and IDCK+/- CMOS inputs)	0.5V ≤ V ≤ 0.95V	V <sub>REF</sub> + 0.2	,		V
	High-level input voltage (all other CMOS inputs)		0.7V <sub>DD</sub>			
	Low-level input voltage (Data, DE, VSYNC,	$V_{REF} = DV_{DD}$			0.3V <sub>DD</sub>	
V <sub>IL</sub>	HSYNC, and IDCK+/- CMOS inputs)	0.5V ≤V ≤ 0.95V			V <sub>REF</sub> - 0.2	V
	Low-level input voltage (all other CMOS inputs)			,	0.3V <sub>DD</sub>	
V <sub>OH</sub>	High-level digital output voltage (open-drain output)	V <sub>DD</sub> = 3V, I <sub>OH</sub> = 20μA	2.4			V
V <sub>OL</sub>	Low-level digital output voltage (open-drain output)	V <sub>DD</sub> = 3.6V, I <sub>OL</sub> = 4mA			0.4	V
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 3.6V			±25	μA
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0			±25	μA
V <sub>H</sub>	DVI single-ended high-level output voltage		AV <sub>DD</sub> – 0.01		AV <sub>DD</sub> + 0.01	V
V <sub>L</sub>	DVI single-ended low-level output voltage	$AV_{DD} = 3.3V \pm 5\%,$ $R_{T}$ (1) = 50 $\Omega$ ± 10%,	AV <sub>DD</sub> - 0.6		$AV_{DD} - 0.4$	V
V <sub>SWING</sub>	DVI single-ended output swing voltage	$R_{TFADJ} = 510\Omega \pm 1\%$	400		600	mV <sub>P-P</sub>
V <sub>OFF</sub>	DVI single-ended standby/off output voltage		AV <sub>DD</sub> – 0.01		AV <sub>DD</sub> + 0.01	V
I <sub>PD</sub>	Power-down current <sup>(3)</sup>			200	500	μΑ
I <sub>IDD</sub>	Normal power supply current	Worst-case pattern <sup>(2)</sup>		200	250	mA
AC SPE	CIFICATIONS					
f <sub>(IDCK)</sub>	IDCK frequency		25		165	MHz
t <sub>r</sub>	DVI output rise time (20-80%) <sup>(4)</sup>		75		240	ps
t <sub>f</sub>	DVI output fall time (20-80%) <sup>(4)</sup>		75		240	ps
t <sub>sk(D)</sub>	DVI output intra-pair + to − differential skew <sup>(5)</sup> , see ⊠ 5-4	f <sub>(IDCK)</sub> = 165MHz		50		ps
t <sub>ojit</sub>	DVI output clock jitter, max. <sup>(6)</sup>	1			150	ps
t <sub>(STEP)</sub>	De-skew trim increment	DKEN = 1		350		ps

- (1)  $R_T$  is the single-ended termination resistance at the receiver end of the DVI link
- (2) Black and white checkerboard pattern, each checker is one pixel wide.
- (3) Assumes all inputs to the transmitter are not toggling.
- (4) Rise and fall times are measured as the time between 20% and 80% of signal amplitude.
- (5) Measured differentially at the 50% crossing point using the IDCK+ input clock as a trigger.
- (6) Relative to input clock (IDCK).

資料に関するフィードバック(ご意見やお問い合わせ)を送信

1



#### 5.6 Timing Requirements

			MIN	NOM	MAX	UNIT
t <sub>(pixel)</sub>	Pixel time period <sup>(1)</sup>		6.06		40	ns
t <sub>(IDCK)</sub>	IDCK duty cycle		30%		70%	
t <sub>(ijit)</sub>	IDCK clock jitter tolerance			2		ns
t <sub>sk(CC)</sub>	DVI output inter-pair or channel-to-channel skew <sup>(2)</sup> , see ⊠ 5-2	f <sub>(IDCK)</sub> = 165MHz			1.2	ns
t <sub>su(IDF)</sub>	Data, DE, VSYNC, HSYNC setup time to IDCK+ falling edge, see ☑ 5-2	Single edge (BSEL=1, DSEL=0, DKEN=0, EDGE=0)	1.2			ns
t <sub>h(IDF)</sub>	Data, DE, VSYNC, HSYNC hold time to IDCK+ falling edge, see ☑ 5-2		1.3			ns
t <sub>su(IDR)</sub>	Data, DE, VSYNC, HSYNC setup time to IDCK+ rising edge, see ☑ 5-2	Single edge (BSEL=1, DSEL=0, DKEN=0, EDGE=1)	1.2			ns
t <sub>h(IDR)</sub>	Data, DE, VSYNC, HSYNC hold time to IDCK+ rising edge, see ⊠ 5-2		1.3			ns
t <sub>su(ID)</sub>	Data, DE, VSYNC, HSYNC setup time to IDCK+ falling/rising edge, see ☑ 5-3	Dual edge(BSEL=0, DSEL=1, DKEN=0)	0.9			ns
t <sub>h(ID)</sub>	Data, DE, VSYNC, HSYNC hold time to IDCK+ falling/rising edge, see 🗵 5-3	Dual edge (BSEL=0, DSEL=1, DKEN=0)	1			ns

- (1)  $t_{(pixel)}$  is the pixel time defined as the period of the TXC output clock. The period of IDCK is equal to  $t_{(pixel)}$ .
- (2) Measured differentially at the 50% crossing point using the IDCK+ input clock as a trigger.




図 5-1. Rise and Fall Time for DVI Outputs




図 5-2. Control and Single-Edge-Data Setup/Hold Time to IDCK±




図 5-3. Dual Edge Data Setup/Hold Times to IDCK+




図 5-4. Analog Output Intra-Pair ± Differential Skew




図 5-5. Analog Output Channel-to-Channel Skew

# **5.7 Typical Characteristics**




図 5-6. R<sub>TFDAJ</sub> vs V<sub>swing</sub>

9

Product Folder Links: TFP410



## **6 Detailed Description**

#### 6.1 Overview

The TFP410 is a DVI-compliant digital transmitter that is used in digital host monitor systems to T.M.D.S. encode and serialize RGB pixel data streams. TFP410 supports resolutions from VGA to WUXGA (and 1080p) and can be controlled in two ways:

- 1. Configuration and state pins
- 2. The programmable I<sup>2</sup>C serial interface (see 表 6-1)

The TFP410 integrates a high-speed digital interface, a T.M.D.S. encoder, and three differential T.M.D.S. drivers. Data is driven to the TFP410 encoder across 12 or 24 data lines, along with differential clock pair and sync signals. The flexibility of the TFP410 allows for multiple clock and data formats that enhance system performance.

The TFP410 also has enhanced PLL noise immunity, an enhancement accomplished with on-chip regulators and bypass capacitors.

The TFP410 is versatile and highly programmable to provide maximum flexibility for the user. An I<sup>2</sup>C host interface is provided to allow enhanced configurations in addition to power-on default settings programmed by pin-strapping resistors.


The TFP410 offers monitor detection through receiver detection, or hot-plug detection when  $I^2C$  is enabled. The monitor detection feature allows the user enhanced flexibility when attaching to digital displays or receivers (see  $\angle D > 3 > 6.4.3$  and the see  $\angle D > 3 > 6.6$ ).

The TFP410 has a data de-skew feature allowing the users to *de-skew* the input data with respect to the IDCK± (see セクション 6.4.2).

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

#### 6.2 Functional Block Diagram



#### 6.3 Feature Description

#### 6.3.1 T.M.D.S. Pixel Data and Control Signal Encoding

For transition minimized differential signaling (T.M.D.S.), only one of two possible T.M.D.S. characters for a given pixel is transmitted at a given time. The transmitter keeps a running count of the number of ones and zeros previously sent and transmits the character that minimizes the number of transitions and approximates a dc balance of the transmission line. Three T.M.D.S. channels are used to transmit RGB pixel data during the active video interval (DE = High). These same three channels are also used to transmit HSYNC, VSYNC, and three control signals, CTL[3:1], during the inactive display or blanking interval (DE = Low). The following table maps the transmitted output data to the appropriate T.M.D.S. output channel in a DVI-compliant system.

INPUT PINS (VALID FOR DE = High)	T.M.D.S. OUTPUT CHANNEL	TRANSMITTED PIXEL DATA ACTIVE DISPLAY (DE = High)
DATA[23:16]	Channel 2 (TX2 ±)	Red[7:0]
DATA[15:8]	Channel 1 (TX1 ±)	Green[7:0]
DATA[7:0]	Channel 0 (TX0 ±)	Blue[7:0]
INPUT PINS (VALID FOR DE = Low)	T.M.D.S. OUTPUT CHANNEL	TRANSMITTED CONTROL DATA BLANKING INTERVAL (DE = Low)
CTL2 <sup>(1)</sup>	Channel 2 (TX2 ±)	CTL[2]
CTL1 (1)	Channel 1 (TX1 ±)	CTL[1]
HSYNC, VSYNC	Channel 0 (TX0 ±)	HSYNC, VSYNC

<sup>(1)</sup> The TFP410 encodes and transfers the CTL[2:1] inputs during the vertical blanking interval. CTL3 is reserved for HDCP and is always encoded as 0. The CTL[2:1] inputs are reserved for future use. When DE = high, CTL and SYNC pins must be held constant.



#### 6.3.2 Universal Graphics Controller Interface Voltage Signal Levels

The universal graphics controller interface can operate in the following two distinct voltage modes:

- The high-swing mode where standard 3.3V CMOS signaling levels are used.
- The low-swing mode where adjustable 1.1V to 1.8V signaling levels are used.

To select the high-swing mode, the V<sub>RFF</sub> input pin must be tied to the 3.3V power supply.

To select the low-swing mode, the  $V_{REF}$  must be 0.55 to 0.95V.

In the low-swing mode,  $V_{REF}$  is used to set the midpoint of the adjustable signaling levels. The allowable range of values for  $V_{REF}$  is from 0.55V to 0.9V. The typical approach is to provide this from off chip by using a simple voltage-divider circuit. The minimum allowable input signal swing in the low-swing mode is  $V_{REF}$  ±0.2V. In low-swing mode, the  $V_{REF}$  input is common to all differential input receivers.

## 6.3.3 Universal Graphics Controller Interface Clock Inputs

The universal graphics controller interface of the TFP410 supports both fully differential and single-ended clock input modes. In the differential clock input mode, the universal graphics controller interface uses the crossover point between the IDCK+ and IDCK- signals as the timing reference for latching incoming data (DATA[23:0], DE, HSYNC, and VSYNC). Differential clock inputs provide greater common-mode noise rejection. The differential clock input mode is only available in the low-swing mode. In the single-ended clock input mode, the IDCK+ input (Pin 57) should be connected to the single-ended clock source and the IDCK- input (Pin 56) should be tied to GND.

The universal graphics controller interface of the TFP410 provides selectable 12-bit dual-edge, and 24-bit single-edge, input clocking modes. In the 12-bit dual-edge, the 12-bit data is latched on each edge of the input clock. In the 24-bit single-edge mode, the 24-bit data is latched on the rising edge of the input clock when EDGE = 1 and the falling edge of the input clock when EDGE = 0.

DKEN and DK[3:1] allow the user to compensate the skew between IDCK $\pm$  and the pixel data and control signals. See  $\pm$  6-10 for details.

#### 6.4 Device Functional Modes

#### 6.4.1 Universal Graphics Controller Interface Modes

表 6-1 is a tabular representation of the different modes for the universal graphics controller interface. The 12-bit mode is selected when BSEL=0 and the 24-bit mode when BSEL=1. The 12-bit mode uses dual-edge clocking and the 24-bit mode uses single-edge clocking. The EDGE input is used to control the latching edge in 24-bit mode, or the primary latching edge in 12-bit mode. When EDGE=1, the data input is latched on the rising edge of the input clock; and when EDGE=0, the data input is latched on the falling edge of the input clock. A fully differential input clock is available only in the low-swing mode. Single-ended clocking is not recommended in the low-swing mode as this decreases common-mode noise rejection.

Note that BSEL, DSEL, and EDGE are determined by register CTL\_1\_MODE when I<sup>2</sup>C is enabled (ISEL=1) and by input pins when I<sup>2</sup>C is disabled (ISEL=0).

表 6-1. Universal Graphics Controller Interface Options (Tabular Representation)

V <sub>REF</sub>	BSEL	EDGE	DSEL	BUS WIDTH	LATCH MODE	CLOCK EDGE	CLOCK MODE
0.55V - 0.9V	0	0	0	12-bit	Dual-edge	Falling	Differential <sup>(1)</sup> (2)
0.55V - 0.9V	0	0	1	12-bit	Dual-edge	Falling	Single-ended
0.55V - 0.9V	0	1	0	12-bit	Dual-edge	Rising	Differential <sup>(1)</sup> (2)
0.55V - 0.9V	0	1	1	12-bit	Dual-edge	Rising	Single-ended
0.55V - 0.9V	1	0	0	24-bit	Single-edge	Falling	Single-ended
0.55V - 0.9V	1	0	1	24-bit	Single-edge	Falling	Differential <sup>(1) (3)</sup>
0.55V - 0.9V	1	1	0	24-bit	Single-edge	Rising	Single-ended
0.55V - 0.9V	1	1	1	24-bit	Single-edge	Rising	Differential <sup>(1)</sup> (3)

Product Folder Links: TFP410

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

表 6-1. Ur	niversal Graphics	Controller Interface	Options (Ta	abular Representati	on) (続き)

V <sub>REF</sub>	BSEL	EDGE	DSEL	BUS WIDTH	LATCH MODE	CLOCK EDGE	CLOCK MODE
$DV_DD$	0	0	Х	12-bit	Dual-edge	Falling	Single-ended <sup>(4)</sup>
$DV_DD$	0	1	Х	12-bit	Dual-edge	Rising	Single-ended <sup>(4)</sup>
$DV_DD$	1	0	Х	24-bit	Single-edge	Falling	Single-ended <sup>(4)</sup>
$DV_DD$	1	1	Х	24-bit	Single-edge	Rising	Single-ended <sup>(4)</sup>

- (1) The differential clock input mode is only available in the low signal swing mode (that is, V<sub>REF</sub> ≤ 0.9V).
- (2) The TFP410 does not support a 12-bit dual-clock, single-edge input clocking mode.
- (3) The TFP410 does not support a 24-bit single-clock, dual-edge input clocking mode.
- (4) In the high-swing mode (V<sub>REF</sub> = DV<sub>DD</sub>), DSEL is a don't care; therefore, the device is always in the single-ended latch mode.




図 6-1. Universal Graphics Controller Interface Options for 12-Bit Mode (Graphical Representation)

13






図 6-2. Universal Graphics Controller Interface Options for 24-Bit Mode (Graphical Representation)

表 6-2. 12-Bit Mode Data Mapping

	20 - 1 10 modo 2 dta mapping											
	Р	0	P	21	P	2						
PIN NAME	P0L	P0H	P1L	P1H	P2L	P2H						
	LOW	HIGH	LOW	HIGH	LOW	HIGH						
D11	G0[3]	R0[7]	G1[3]	R1[7]	G2[3]	R2[7]						
D10	G0[2]	R0[6]	G1[2]	R1[6]	G2[2]	R2[6]						
D9	G0[1]	R0[5]	G1[1]	R1[5]	G2[1]	R2[5]						
D8	G0[0]	R0[4]	G1[0]	R1[4]	G2[0]	R2[4]						
D7	B0[7]	R0[3]	B1[7]	R1[3]	B2[7]	R2[3]						
D6	B0[6]	R0[2]	B1[6]	R1[2]	B2[6]	R2[2]						
D5	B0[5]	R0[1]	B1[5]	R1[1]	B2[5]	R2[1]						
D4	B0[4]	R0[0]	B1[4]	R1[0]	B2[4]	R2[0]						
D3	B0[3]	G0[7]	B1[3]	G1[7]	B2[3]	G2[7]						
D2	B0[2]	G0[6]	B1[2]	G1[6]	B2[2]	G2[6]						
D1	B0[1]	G0[5]	B1[1]	G1[5]	B2[1]	G2[5]						
D0	B0[0]	G0[4]	B1[0]	G1[4]	B2[0]	G2[4]						

表 6-3. 24-Bit Mode Data Mapping

PIN NAME	P0	P1	P2	PIN NAME	P0	P1	P2
D23	R0[7]	R1[7]	R2[7]	D11	G0[3]	G1[3]	G2[3]
D22	R0[6]	R1[6]	R2[6]	D10	G0[2]	G1[2]	G2[2]
D21	R0[5]	R1[5]	R2[5]	D9	G0[1]	G1[1]	G2[1]
D20	R0[4]	R1[4]	R2[4]	D8	G0[0]	G1[0]	G2[0]
D19	R0[3]	R1[3]	R2[3]	D7	B0[7]	B1[7]	B2[7]
D18	R0[2]	R1[2]	R2[2]	D6	B0[6]	B1[6]	B2[6]
D17	R0[1]	R1[1]	R2[1]	D5	B0[5]	B1[5]	B2[5]
D16	R0[0]	R1[0]	R2[0]	D4	B0[4]	B1[4]	B2[4]
D15	G0[7]	G1[7]	G2[7]	D3	B0[3]	B1[3]	B2[3]
D14	G0[6]	G1[6]	G2[6]	D2	B0[2]	B1[2]	B2[2]
D13	G0[5]	G1[5]	G2[5]	D1	B0[1]	B1[1]	B2[1]
D12	G0[4]	G1[4]	G2[4]	D0	B0[0]	B1[0]	B2[0]

#### 6.4.2 Data De-skew Feature

The de-skew feature allows adjustment of the input setup/hold time. Specifically, the input data DATA[23:0] can be latched slightly before or after the latching edge of the clock IDCK± depending on the amount of de-skew desired. When de-skew enable (DKEN) is enabled, the amount of de-skew is programmable by setting the three bits DK[3:1]. When disabled, a default de-skew setting is used. To allow maximum flexibility and ease of use, DKEN and DK[3:1] are accessed directly through configuration pins when I<sup>2</sup>C is disabled, or through registers of the same name when I<sup>2</sup>C is enabled. When using I<sup>2</sup>C mode, the DKEN pin should be tied to ground to avoid a floating input.


The input setup/hold time can be varied with respect to the input clock by an amount  $t_{(CD)}$  given by the formula in  $\pm 1$ .

$$t_{(CD)} = (DK[3:1] - 4) \times t_{(STEP)}$$
 (1)

#### where

- t<sub>(STEP)</sub> is the adjustment increment amount
- DK[3:1] is a number from 0 to 7 represented as a 3-bit binary number
- t<sub>(CD)</sub> is the cumulative de-skew amount

(DK[3:1]-4) is simply a multiplier in the range  $\{-4,-3,-2,-1,0,1,2,3\}$  for  $t_{(STEP)}$ . Therefore, data can be latched in increments from 4 times the value of  $t_{(STEP)}$  before the latching edge of the clock to 3 times the value of  $t_{(STEP)}$  after the latching edge. Note that the input clock is not changed, only the time when data is latched with respect to the clock.



**図 6-3. A Graphical Representation of the De-Skew Function** 

#### 6.4.3 Hot Plug/Unplug (Auto Connect/Disconnect Detection)

TFP410 supports hot plug/unplug (auto connect/disconnect detection) for the DVI link. The receiver sense input (RSEN) bit indicates if a DVI receiver is connected to TXC+ and TXC-. The HTPLG bit reflects the current state of the HTPLG pin connected to the monitor via the DVI connector. When I<sup>2</sup>C is disabled (ISEL=0), the RSEN value is available on the MSEN pin. When I<sup>2</sup>C is enabled, the connection status of the DVI link and HTPLG sense pins are provided by the CTL\_2\_MODE register. The MSEL bits of the CTL\_2\_MODE register can be used to program the MSEN to output the HTPLG value, the RSEN value, an interrupt, or be disabled.

The source of the interrupt event is selected by TSEL in the CTL\_2\_MODE register. An interrupt is generated by a change in status of the selected signal. The interrupt status is indicated in the MDI bit of CTL\_2\_MODE and can be output via the MSEN pin. The interrupt continues to be asserted until a 1 is written to the MDI bit, resetting the bit back to 0. Writing 0 to the MDI bit has no effect.

#### 6.4.4 Device Configuration and I<sup>2</sup>C RESET Description

The TFP410 device configuration can be programmed by several different methods to allow maximum flexibility for the user's application. Device configuration is controlled depending on the state of the ISEL/ $\overline{RST}$  pin, configuration pins (BSEL, DSEL, EDGE,  $V_{REF}$ ) and state pins ( $\overline{PD}$ , DKEN). I<sup>2</sup>C bus select and I<sup>2</sup>C RESET (active low) are shared functions on the ISEL/ $\overline{RST}$  pin, which operates asynchronously.

Holding ISEL/ $\overline{RST}$  low causes the device configuration to be set by the configuration pins (BSEL, DSEL, EDGE, and  $V_{REF}$ ) and state pins ( $\overline{PD}$ , DKEN). The I<sup>2</sup>C bus is disabled.

Holding ISEL/  $\overline{RST}$  high causes the chip configuration to be set based on the configuration bits (BSEL, DSEL, EDGE) and state bits ( $\overline{PD}$ , DKEN) in the I<sup>2</sup>C registers. The I<sup>2</sup>C bus is enabled.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

Momentarily bringing ISEL/  $\overline{RST}$  low and then back high while the device is operating in normal or power-down mode will RESET the I<sup>2</sup>C registers to their default values. The device configuration will be changed to the default power-up state with I<sup>2</sup>C enabled. After power up, the device must be reset. It is suggested that this pin be tied to the system reset signal, which is low during power up and is then asserted high after all the power supplies are fully functional.

#### 6.4.5 DE Generator

The TFP410 contains a DE generator that can be used to generate an internal DE signal when the original data source does not provide one. There are several I<sup>2</sup>C programmable values that control the DE generator (see 36-4). DE\_GEN in the DE\_CTL register enables this function. When enabled, the DE pin is ignored.

DE\_TOP and DE\_LIN are line counts used to control the number of lines after VSYNC goes active that DE is enabled, and the total number of lines that DE remains active, respectively. The polarity of VSYNC must be set by VS\_POL in the DE\_CTL register.

DE\_DLY and DE\_CNT are pixel counts used to control the number of pixels after HSYNC goes active that DE is enabled, and the total number of pixels that DE remains active, respectively. The polarity of HSYNC must be set by HS\_POL in the DE\_CTL register.

The TFP410 also counts the total number of HSYNC pulses between VSYNC pulses, and the total number of pixels between HSYNC pulses. These values, the total vertical and horizontal resolutions, are available in V\_RES and H\_RES, respectively. These values are available at all times, whether or not the DE generator is enabled.




図 6-4. DE Generator Register Functions

17

Product Folder Links: TFP410



## 6.5 Programming

# 6.5.1 I<sup>2</sup>C Interface

The I<sup>2</sup>C interface is used to access the internal TFP410 registers. This two-pin interface consists of the SCL clock line and the SDA serial data line. The basic I<sup>2</sup>C access cycles are shown in  $\boxtimes$  6-5 and  $\boxtimes$  6-6.




図 6-5. I<sup>2</sup>C Start and Stop Conditions


The basic access write cycle consists of the following:

- 1. A start condition
- 2. A target address cycle
- 3. A sub-address cycle
- 4. Any number of data cycles
- 5. A stop condition

The basic access read cycle consists of the following:

- 1. A start condition
- 2. A target write address cycle
- 3. A sub-address cycle
- 4. A restart condition
- 5. A target read address cycle
- 6. Any number of data cycles
- 7. A stop condition

The start and stop conditions are shown in  $\boxtimes$  6-5. The high to low transition of SDA while SCL is high defines the start condition. The low to high transition of SDA while SCL is high defines the stop condition. Each cycle, data or address, consists of 8 bits of serial data followed by one acknowledge bit generated by the receiving device. Thus, each data/address cycle contains 9 bits as shown in  $\boxtimes$  6-6.



Following a start condition, each  $I^2C$  device decodes the target address. The TFP410 responds with an acknowledge by pulling the SDA line low during the ninth clock cycle if it decodes the address as its address. During subsequent sub-address and data cycles, the TFP410 responds with acknowledge as shown in  $\boxtimes$  6-7. The sub-address is auto-incremented after each data cycle.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

The transmitting device must not drive the SDA signal during the acknowledge cycle so that the receiving device may drive the SDA signal low. The controller indicates a not acknowledge condition ( $\overline{A}$ ) by keeping the SDA signal high just before it asserts the stop condition (P). This sequence terminates a read cycle as shown in  $\boxtimes$  6-8.

The target address consists of 7 bits of address along with 1 bit of read/write information (read = 1, write = 0) as shown below in  $\boxtimes$  6-6 and  $\boxtimes$  6-7. For the TFP410, the selectable target addresses (including the R/W bit) using A[3:1] are 0x70, 0x72, 0x74, 0x76, 0x78, 0x7A, 0x7C, and 0x7E for write cycles and 0x71, 0x73, 0x75, 0x77, 0x79, 0x7B, 0x7D, and 0x7F for read cycles.




図 6-8. I<sup>2</sup>C Read Cycle

#### 6.6 Register Maps

The TFP410 is a standard  $I^2C$  target device. All the registers can be written and read through the  $I^2C$  interface (unless otherwise specified). The TFP410 target machine supports only byte read and write cycles. Page mode is not supported. The 8-bit binary address of the  $I^2C$  machine is 0111 A3A2A1X, where A[3:1] are pin programmable or set to 000 by default. The  $I^2C$  base address of the TFP410 is dependent on A[3:1] (pins 6, 7 and 8 respectively) as shown below.

A[3:1]	WRITE ADDRESS (Hex)	READ ADDRESS (Hex)
000	70	71
001	72	73
010	74	75
011	76	77
100	78	79
101	7A	7B
110	7C	7D
111	7E	7F

REGISTER	RW	SUB- ADDRESS	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	ВІТ0		
VEN_ID	R	00		VEN_ID[7:0]								
	R	01		VEN_ID[15:8]								

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

19


Product Folder Links: TFP410



REGISTER	RW	SUB- ADDRESS	BIT7	BIT6	BIT5	BIT4	ВІТ3	BIT2	BIT1	BIT0		
DEV_ID	R	02		DEV_ID[7:0]								
	R	03		DEV_ID[15:8]								
REV_ID	R	04				REV_	ID[7:0]					
RESERVED	R	05-07		Reserved								
CTL_1_MODE	RW	08	RSVD	TDIS	VEN	HEN	DSEL	BSEL	EDGE	PD		
CTL_2_MODE	RW	09	VLOW		MSEL		TSEL	RSEN	HTPLG	MDI		
CTL_3_MODE	RW	0A		DK		DKEN		CTL	I	RSVD		
CFG	R	0B				CI	=G					
RESERVED	RW	0C-31				Rese	erved					
DE_DLY	RW	32				DE_D	LY[7:0]					
DE_CTL	RW	33	RSVD	DE_GEN	VS_POL	HS_POL		RSVD		DE_DLY[8]		
DE_TOP	RW	34	RSVD				DE_DLY[6:0]					
RESERVED	RW	35		•		Rese	erved					
DE_CNT	RW	36				DE_C	NT[7:0]					
	RW	37			Reserved				DE_CNT[10:8	3]		
DE_LIN	RW	38				DE_L	IN[7:0]	•				
	RW	39			Reserved				DE_LIN[10:8	]		
H_RES	R	3A				H_RE	S[7:0]					
	R	3B	Reserved H_RES[10:8]							]		
V_RES	R	3C	V_RES[7:0]									
	R	3D	Reserved V_RES[10:8]							]		
RESERVED	R	3E-FF										

## 6.6.1 VEN\_ID Register (Sub-Address = 01-00) [reset = 0x014C]

## 図 6-9. VEN\_ID Register



## 表 6-4. VEN\_ID Field Descriptions

Bit	Field	Туре	Description
15:8	VEN_ID	1	These read-only registers contain the 16-bit Texas Instruments vendor ID. VEN_ID is
7:0	VEN_ID	R	hardwired to 0x014C.

## 6.6.2 DEV\_ID Register (Sub-Address = 03–02) [reset = 0x0410]

## 図 6-10. DEV\_ID Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			DEV_II	D[15:8]							DEV_I	D[7:0]			

## 表 6-5. DEV\_ID Register Field Descriptions

Bit	Field	Туре	Description
15:8	DEV_ID		These read-only registers contain the 16-bit device ID for the TFP410. DEV_ID is
7:0	DEV_ID	R	hardwired to 0x0410.

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

20

Product Folder Links: TFP410

## 6.6.3 REV\_ID Register (Sub-Address = 04) [reset = 0x00]

## 図 6-11. REV\_ID Register

7	6	5	4	3	2	1	0
			REV_	ID[7:0]			

## 表 6-6. REV\_ID Register Field Descriptions

Bit	Field	Туре	Description
7:0	REV_ID	R	This read-only register contains the revision ID.

## 6.6.4 Reserved Register (Sub-Address = 07-05) [reset = 0x641400]

#### 図 6-12. Reserved

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			RESERV	'ED[15:8]	]						RESER\	VED[7:0]			

## 表 6-7. Reserved Field Descriptions

Bit	Field	Туре	Description
15:8	RESERVED	Read Only	_
7:0	RESERVED	Read Only	_

## 6.6.5 CTL\_1\_MODE (Sub-Address = 08) [reset = 0xBE]

## 図 6-13. CTL\_1\_MODE Register

7	6	5	4	3	2	1	0
RSVD	TDIS	VEN	HEN	DSEL	BSEL	EDGE	PD

## 表 6-8. CTL\_1\_MODE Field Descriptions

Bit	Field	Туре	Description
7	RSVD	R/W	Reserved
6	TDIS	R/W	This read/write register contains the T.M.D.S. disable mode 0: T.M.D.S. circuitry enable state is determined by PD. 1: T.M.D.S. circuitry is disabled.
5	VEN	R/W	This read/write register contains the vertical sync enable mode.  0: VSYNC input is transmitted as a fixed low 1: VSYNC input is transmitted in its original state
4	HEN	R/W	This read/write register contains the horizontal sync enable mode.  0: HSYNC input is transmitted as a fixed low  1: HSYNC input is transmitted in its original state
3	DSEL	R/W	This read/write register is used in combination with BSEL and VREF to select the single-ended or differential input clock mode. In the high-swing mode, DSEL is a don't care because IDCK is always single-ended.
2	BSEL	R/W	This read/write register contains the input bus select mode. 0: 12-bit operation with dual-edge clock 1: 24-bit operation with single-edge clock
1	EDGE	R/W	This read/write register contains the edge select mode. 0: Input data latches to the falling edge of IDCK+ 1: Input data latches to the rising edge of IDCK+
0	PD	R/W	This read/write register contains the power-down mode. 0: Power down (default after RESET) 1: Normal operation

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

21



## 6.6.6 CTL\_2\_MODE Register (Sub-Address = 09) [reset = 0x00]

## 図 6-14. CTL\_2\_MODE Register

7	6	5	4	3	2	1	0
VLOW		MSEL[3:1]		TSEL	RSEN	HTPLG	MDI

## 表 6-9. CTL 2 MODE Field Descriptions

Bit	Field	Туре	Description
7	VLOW	R/W	This read only register indicates the VREF input level.  0: This bit is a logic level (0) if the VREF analog input selects high-swing inputs  1: This bit is a logic level (1) if the VREF analog input selects low-swing inputs
6:4	MSEL[3:1]	R/W	This read/write register contains the source select of the monitor sense output pin. 000: Disabled. MSEN output high 001: Outputs the MDI bit (interrupt) 010: Outputs the RSEN bit (receiver detect) 011: Outputs the HTPLG bit (hot plug detect)
3	TSEL	R/W	This read/write register contains the interrupt generation source select. 0: Interrupt bit (MDI) is generated by monitoring RSEN 1: Interrupt bit (MDI) is generated by monitoring HTPLG
2	RSEN	R/W	This read only register contains the receiver sense input logic state, which is valid only for dc-coupled systems.  0: A powered-on receiver is not detected  1: A powered-on receiver is detected (that is, connected to the DVI transmitter outputs)
1	HTPLG	R/W	This read only register contains the hot plug detection input logic state. 0: Logic level detected on the EDGE/HTPLG pin (pin 9) 1: High level detected on the EDGE/HTPLG pin (pin 9)
0	MDI	R/W	This read/write register contains the monitor detect interrupt mode.  0: Detected logic level change in detection signal (to clear, write one to this bit)  1: Logic level remains the same

## 6.6.7 CTL\_3\_MODE Register (Sub-Address = 0A) [reset = 0x80]

## 図 6-15. CTL\_3\_MODE Register

7	6	5	4	3	2	1	0
	DK[3:1]		DKEN	RSVD	CTL[		RSVD

## 表 6-10. CTL\_3\_MODE Register Field Descriptions

Bit	Field	Туре	Description
7:5	DK[3:1]	RW	This read/write register contains the de-skew setting, each increment adjusts the skew by t(STEP).  000: Step 1 (minimum setup/maximum hold)  001: Step 2  010: Step 3  011: Step 4  100: Step 5 (default)  101: Step 6  110: Step 7  111: Step 8 (maximum setup/minimum hold)
4	DKEN	RW	This read/write register controls the data de-skew enable.  0: Data de-skew is disabled, the values in DK[3:1] are not used  1: Data de-skew is enabled, the de-skew setting is controlled through DK[3:1]
3	RSVD	RW	_
2:1	CTL[2:1]	RW	This read/write register contains the values of the two CTL[2:1] bits that are output on the DVI port during the blanking interval.
0	RSVD	RW	_

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

## 6.6.8 CFG Register (Sub-Address = 0B)

## 図 6-16. CFG Register

7	6	5	4	3	2	1	0
			000	G[7:0]			

## 表 6-11. CFG Register Field Descriptions

Bit	Field	Type Description			
7:0 (D[23:16])	CFG	Read ( )niv	This read-only register contains the state of the inputs D[23:16]. These pins can be used to provide the user with selectable configuration data through the I <sup>2</sup> C bus.		

## 6.6.9 RESERVED Register (Sub-Address = 0E-0C) [reset = 0x97D0A9]

## 図 6-17. RESERVED Register



## 表 6-12. RESERVED Register Field Descriptions

Bit	Field	Туре	Description
7:0	RESERVED	R/W	_

## 6.6.10 DE\_DLY Register (Sub-Address = 32) [reset = 0x00]

#### 図 6-18. DE DLY Register

7	6	5	4	3	2	1	0
			DE_DI	LY[7:0]			

#### 表 6-13. DE\_DLY Field Descriptions

Bit	Field	Туре	Description
7:0	DE_DLY		This read/write register defines the number of pixels after HSYNC goes active that DE is generated, when the DE generator is enabled. The value must be less than or equal to (2047 - DE_CNT)

## 6.6.11 DE\_CTL Register (Sub-Address = 33) [reset = 0x00]

## 図 6-19. DE\_CTL Register

7	6	5	4	3	2	1	0
Reserved	DE_GEN	VS_POL	HS_POL		Reserved		DE_DLY[8]

#### 表 6-14. DE\_CTL Register Field Descriptions

Bit	Field	Туре	Description
7	Reserved	R/W	_
6	DE_GEN	R/W	This read/write register enables the internal DE generator. 0: DE generator is disabled. Signal required on DE pin 1: DE generator is enabled. DE pin is ignored.
5	VS_POL	R/W	This read/write register sets the VSYNC polarity. 0: VSYNC is considered active low. 1: VSYNC is considered active high. Line counts are reset on the VSYNC active edge.
4	HS_POL	R/W	This read/write register sets the HSYNC polarity.  0: HSYNC is considered active low.  1: HSYNC is considered active high. Pixel counts are reset on the HSYNC active edge.
1:3	Reserved	R/W	_
0	DE_DLY[8]	R/W	This read/write register contains the top bit of DE_DLY.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

23



## 6.6.12 DE\_TOP Register (Sub-Address = 34) [reset = 0x00]

## 図 6-20. DE\_TOP Register


7	6	5	4	3	2	1	0
	DE_TOP[7:0]						

## 表 6-15. DE\_TOP Register Field Descriptions

Bit	Field	Туре	Description
7:0	DE_TOP	R/W	This read/write register defines the number of pixels after VSYNC goes active that DE is generated, when the DE generator is enabled.

## 6.6.13 DE\_CNT Register (Sub-Address = 37–36) [reset = 0x0000]

## 図 6-21. DE\_CNT Register



## 表 6-16. DE\_CNT Register Field Descriptions

Bit	Field	Туре	Description
10:8	DE_CNT	R/W	These read/write registers define the width of the active display, in pixels, when the
7:0	DE_CNT	R/W	DE generator is enabled. The value must be less than or equal to (2047 - DE_DLY).

## 6.6.14 DE\_LIN Register (Sub-Address = 39-38) [reset = 0x0000]

#### 図 6-22. DE LIN Register


				3				
7	6	5	4	3	2	1	0	
DE_LIN[7:0]								
		Reserved			DE_LIN[10:8]			

#### 表 6-17. DE LIN Register Field Descriptions

Bit	Field	Туре	Description
10:8	DE_LIN	R/W	These read/write registers define the height of the active display, in lines, when the
7:0	DE_LIN	R/W	DE generator is enabled.

#### 6.6.15 H\_RES Register (Sub-Address = 3B-3A)

#### 図 6-23. H\_RES Register



## 表 6-18. H\_RES Register Field Descriptions

Bit	Field	Туре	Description
10:8	H_RES	Read Only	These read-only registers return the number of pixels between consecutive
7:0	H_RES	Read Only	HSYNC pulses.


資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated



## 6.6.16 V\_RES Register (Sub-Address = 3D-3C)

# 図 6-24. V\_RES Register



# 表 6-19. V\_RES Register Field Descriptions

Bit	Field	Туре	Description
10:8	V_RES	Read Only	These read-only registers return the number of lines between consecutive
7:0	V_RES	Read Only	VSYNC pulses.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

25

Product Folder Links: TFP410



## 7 Application and Implementation

注

以下のアプリケーション情報は、テキサス・インスツルメンツの製品仕様に含まれるものではなく、テキサス・インスツルメンツはその正確性も完全性も保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。また、お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

## 7.1 Application Information

The TFP410 is a DVI-compliant digital transmitter that is used in digital host monitor systems to T.M.D.S. encode and serialize RGB pixel data streams. TFP410 supports resolutions from VGA to WUXGA (and 1080p). The host in a digital display system, usually a PC or consumer electronics device, contains a DVI-compatible transmitter such as the TI TFP410 that receives 24-bit pixel data along with appropriate control signals. The TFP410 encodes the signals into a high speed, low voltage, differential serial bit stream optimized for transmission over a twisted-pair cable to a display device such as the TFP401.

#### 7.2 Typical Application




図 7-1. Typical Application for the TFP410 Device

#### 7.2.1 Design Requirements

PARAMETER	VALUE
Power supply	3.3V dc at 1 A
Input clock	Single-ended
Input clock frequency range	25MHz — 165MHz
Output format	24 bits/pixel
Input clock latching	Rising edge
I <sup>2</sup> C EEPROM support	No
De-skew	No

*資料に関するフィードバック (ご意見やお問い合わせ) を送信* Copyright © 2024 Texas Instruments Incorporated

#### 7.2.2 Detailed Design Procedure

#### 7.2.2.1 Data and Control Signals

The trace length of data and control signals out of the receiver should be kept as close to equal as possible. Trace separation should be approximately 5 times the height. As a general rule, traces also should be less than 2.8" if possible (longer traces can be acceptable).

Delay = 
$$85 \times SQRT \times er$$
 (2)

#### where

- er = 4.35; relative permativity of 50% resin FR-4 at 1 GHz
- Delay = 177 pS/in

Length of rising edge = 
$$Tr(ps)$$
 / Delay;  $Tr = 3$  ns (3)

#### where

- = 3000 ps / 177 ps per inch
- = 16.9 inches

Length of rising edge / 6 = Max length of trace for lumped circuit. (4)

$$16.9 / 6 = 2.8 \text{ inches}$$
 (5)




図 7-2. Data Signals

#### 7.2.2.2 Configuration Options

The TFP410 can be configured in several modes depending on the required input format, for example 1 byte/clock, 2 bytes/clock, falling/rinsing clock edge.

Refer to  $\frac{1}{2}$  6-1 for more information about configuration options.

資料に関するフィードバック(ご意見やお問い合わせ) を送信

27

English Data Sheet: SLDS145



#### 7.2.2.3 Power Supplies Decoupling

Digital, analog, and PLL supplies must be decoupled from each other to avoid electrical noise on the PLL and the core.





図 7-3. Power Decoupling

#### 7.2.3 Application Curves

Sometimes the Panel does not support the same format as the GPU (graphics processor unit). In these cases the user must decide how to connect the unused bits.

☑ 7-4 and ☑ 7-5 show the mismatches between the 18-bit GPU and a 24-bit LCD where "x" and "y" represent the 2 LSB of the Panel.



## 7.3 Power Supply Recommendations

Use solid ground planes. Tie ground planes together with as many vias as is practical. This will provide a desirable return path for current. Each supply should be on separate split power planes, where each power plane should be as large an area as possible. Connect PanelBus receiver power and ground pins and all bypass caps to appropriate power or ground plane with via. Vias should be as fat and short as practical, the goal is to minimize the inductance.

#### 7.3.1 **DVDD**

Place one  $0.01\mu\text{F}$  capacitor as close as possible between each DVDD device pins and ground. A  $22\mu\text{F}$  tantalum capacitor should be placed between the supply and  $0.01\mu\text{F}$  capacitors. A ferrite bead should be used between the source and the  $22\mu\text{F}$  capacitor.

#### 7.3.2 TVDD

Place one  $0.01\mu F$  capacitor as close as possible between each TVDD device pins and ground. A  $22\mu F$  tantalum capacitor should be placed between the supply and  $0.01\mu F$  capacitors. A ferrite bead should be used between the source and the  $22\mu F$  capacitor.

#### 7.3.3 PVDD

Place three  $0.01\mu F$  capacitors in parallel as close as possible between the PVDD device pin and ground. A  $22\mu F$  tantalum capacitor should be placed between the supply and  $0.01\mu F$  capacitors. A ferrite bead should be used between the source and the  $22\mu F$  capacitor.

#### 7.4 Layout

#### 7.4.1 Layout Guidelines

#### 7.4.1.1 Layer Stack

The pinout of Texas Instruments' High Speed Interface (HSI) devices features differential signal pairs and the remaining signals comprise the supply rails, VCC and ground, and lower-speed signals, such as control pins. As an example, consider a device X which is a repeater/re-driver, so both inputs and outputs are high-speed differential signals. These guidelines can be applied to other high-speed devices such as drivers, receivers, multiplexers, and so on.

A minimum of four layers is required to accomplish a low-EMI PCB design. Layer stacking should be in the following order (top-to-bottom): high-speed differential signal layer, ground plane, power plane and control signal layer.




図 7-6. PCB Stack Up

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

29

Product Folder Links: TFP410

# 7.4.1.2 Routing High-Speed Differential Signal Traces (RxC-, RxC+, Rx0-, Rx0+, Rx1-, Rx1+, Rx2-, Rx2+)

Trace impedance should be controlled for optimal performance. Each differential pair should be equal in length and symmetrical and should have equal impedance to ground with a trace separation of 2 times to 4 times the height. A differential trace separation of 4 times the height yields about 6% cross-talk (6% effect on impedance).

We recommend that differential trace routing should be side-by-side, though it is not important that the differential traces be tightly coupled together, because tight coupling is not achievable on PCB traces. Typical ratios on PCBs are only 20% to 50%; 99.9% is the value of a well balanced twisted pair cable. Each differential trace should be as short as possible (< 2 inches is preferable) with no 90° angles. These high-speed transmission traces should be on layer 1, which is the top layer.

RxC-, RxC+, Rx0-, Rx0+, Rx1-, Rx1+, Rx2-, Rx2+ signals all route directly from the DVI connector pins to the device, no external components are needed.

#### 7.4.1.3 DVI Connector

Clear-out holes for connector pins should leave space between pins to allow continuous ground through the pin field. Allow enough spacing in ground plane around signal pins vias however, keep enough copper between vias to allow for ground current to flow between the vias. Avoid creating a large ground plane slot around the entire connector, because minimizing the via capacitance is the goal.

#### 7.4.2 Layout Example

DVI connector trace matching is shown in **Z** 7-7.




図 7-7. DVI Signal Routing

Keep the data lines as far as possible from each other as shown in  $\boxtimes$  7-8.




図 7-8. Data Signal Routing

Connect the thermal pad to ground as shown in  $\boxtimes$  7-9.






図 7-9. Ground Routing

## 7.4.3 TI PowerPAD 64-Pin HTQFP Package

The TFP410 is available in Tl's thermally enhanced 64-pin TQFP PowerPAD package. The PowerPAD package is a 10mm × 10mm × 1.0mm TQFP outline with 0.5mm lead-pitch. The PowerPAD package has a specially designed die mount pad that offers improved thermal capability over typical TQFP packages of the same outline. The TI 64-pin TQFP PowerPAD package offers a backside solder plane that connects directly to the die mount pad for enhanced thermal conduction. For thermal considerations, soldering the backside of the TFP410 to the application board is not required because the device power dissipation is well within the package capability when not soldered.

Soldering the backside of the device to the PCB ground plane is recommended for electrical considerations. Because the die pad is electrically connected to the chip substrate and hence chip ground, connecting the back side of the PowerPAD package to a PCG ground plane provides a low-inductance, low-impedance connection to help improve EMI, ground bounce, and power supply noise performance.

表 7-1 contains the thermal properties of the TI 64-pin TQFP PowerPAD package. The 64-pin TQFP non-PowerPAD package is included only for reference.

	<b>2</b> X /-1. 11 04-Fill 1 Q1 F (	( 10111111 ~ 101111111 ·	~ 1.0111111 <i>) 1</i> 0.3111111 Leau-Fi	LCII		
	PARAMETER	WITHOUT PowerPAD™	PowerPAD™ NOT CONNECTED TO PCB THERMAL PLANE	PowerPAD™ CONNECTED TO PCB THERMAL PLANE <sup>(1)</sup>		
$R_{\theta JA}$	Thermal resistance, junction-to-ambient <sup>(1)</sup> (2)	75.83°C/W	42.20°C/W	21.47°C/W		
$R_{\theta JC}$	Thermal resistance, junction-to-case (1) (2)	7.80°/W	0.38°C/W	0.38°C/W		
Pn	Power handling capabilities of package (1) (2)	0.92 W	1.66 W	3.26 W		

表 7-1. TI 64-Pin TQFP (10mm × 10mm × 1.0mm) / 0.5mm Lead-Pitch

資料に関するフィードバック(ご意見やお問い合わせ) を送信

33

<sup>(1)</sup> Specified with the PowerPAD bond pad on the backside of the package soldered to a 2-oz. Cu plate PCB thermal plane.

<sup>(2)</sup> Airflow is at 0 LFM (no airflow)

<sup>(3)</sup> Specified at 150°C junction temperature and 80°C ambient temperature.



## 8 Device and Documentation Support

## 8.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

#### 8.2 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

#### 8.3 Trademarks

Intel<sup>™</sup> is a trademark of Intel Corporation.

PowerPAD<sup>™</sup>, EPIC-5<sup>™</sup>, and PanelBus<sup>™</sup> are trademarks of TI.

Blu-ray<sup>™</sup> is a trademark of Blu-ray Disc Association.

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

#### 8.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

#### 8.5 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

#### 9 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision C (November 2014) to Revision D (February 2024)	Page
データシート全体にわたって包括的な用語を追加	1
Changed pin 22 from: TVC + to: TXC+	2
• Updated MSEN pin description from: when I <sup>2</sup> C is disabled (ISEL = low), a low level receiver is detected at the differential outputs. A high level indicates a powered on when I <sup>2</sup> C is disabled (ISEL = low), a high level indicates a powered on receiver is a substant of the last limit in the last limit is the second of the last limit in the last limit is the second of the last limit in the last limit is the second of the last limit is the last limit in the last limit in the last limit is the last limit in the last limit is the last limit in the last limit is the last limit in the last limit in the last limit is the last limit in the last limit in the last limit is the last limit in the last limit in the last limit is the last limit in the last limit is the last limit in the last limit in the last limit is the last limit in the last limit is the last limit in the last limit is the last limit in the last limit in the last limit is the last limit in the last limit is the last limit in the last limit is the last limit in the last limit in the last limit is the last limit in the last limit in the last limit in the last limit is the last limit in the last limit limit in the last limit limit in the last limit limit in the last limit li	receiver is not detected to: detected at the differential
outputs. A low level indicates a powered on receiver is not detected	•
Changed pin 6 name from CTL3/A3/DK3 to A3/DK3	
<ul> <li>Changed from: When the I2C bus is disabled (ISEL = low) and the de-skew mode is these three inputs become the control inputs, CTL[3:1], which can be used to send across the DVI link during the blanking interval (DE = low). The CTL3 input is reser DVI TXs (TFP510) and the CTL[2:1] inputs are reserved for future use. to: When the (ISEL = low) and the de-skew mode is disabled (DKEN = low), pins 7 and 8 becom CTL[2:1], which can be used to send additional information across the DVI link during (DE = low). Pin 6 is not used.</li> </ul>	additional information wed for HDCP compliant he I <sup>2</sup> C bus is disabled he the control inputs,
<ul> <li>Updated V<sub>IH</sub> and V<sub>IL</sub> for Data, DE, VSYNC, HSYNC, and IDCK+/- CMOS inputs an CMOS inputs</li> </ul>	d the remaining 7

Copyright © 2024 Texas Instruments Incorporated

www.ti.com/ja-jp

• C	Changed three user definable control signals, CTL[3:1], during the inactive display or blanking in three control signals, CTL[3:1], during the inactive display or blanking interval Changed the TFP410 encodes and transfers the CTL[3:1] inputs during the vertical blanking interval	11 erval to: the 11
	uture use to: CTL3 is reserved for HDCP and is always encoded as 0. The CTL[2:1] inputs are i	
	uture use Changed RW field for sub-address 0B from RW to R	
	Changed CTL_1_MODE register reset value from: 0xFE to: 0xBE	
	Changed in the CTL_3_MODE register, bit 3 from CTL3 to RSVD	
• 4	Added in DE_DLY register the value must be less than or equal to (2047 - DE_CNT)	<mark>23</mark>
	Added in the DE_CNT register the value must be less than or equal to (2047 - DE_DLY)	
• (	Changed Application Information summary to be focused on TFP410 instead of the TDP401	26
Cha	nges from Revision B (May 2011) to Revision C (November 2014)	Page
• [	ESD 定格」表、「熱に関する情報」表、「代表的特性」セクション、「機能説明」セクション、「デバイスの様	 髪能モード」セ
Ź	フション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクショ	ン、「デバイス
‡	さよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加。	1

# 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

35

#### 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated

9-Nov-2025

www.ti.com

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TFP410PAP	Active	Production	HTQFP (PAP)   64	160   JEDEC TRAY (10+1)	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	TFP410PAP
TFP410PAP.A	Active	Production	HTQFP (PAP)   64	160   JEDEC TRAY (10+1)	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	TFP410PAP
TFP410PAPG4	Active	Production	HTQFP (PAP)   64	160   JEDEC TRAY (10+1)	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	TFP410PAP
TFP410PAPR	Active	Production	HTQFP (PAP)   64	1000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	TFP410PAP
TFP410PAPR.A	Active	Production	HTQFP (PAP)   64	1000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	TFP410PAP

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

# PACKAGE OPTION ADDENDUM

www.ti.com 9-Nov-2025

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TFP410:

● Enhanced Product : TFP410-EP


NOTE: Qualified Version Definitions:


• Enhanced Product - Supports Defense, Aerospace and Medical Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025


## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TFP410PAPR	HTQFP	PAP	64	1000	330.0	24.4	13.0	13.0	1.5	16.0	24.0	Q2

www.ti.com 23-May-2025




#### \*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	TFP410PAPR	HTQFP	PAP	64	1000	350.0	350.0	43.0	



www.ti.com 23-May-2025

#### **TRAY**



Chamfer on Tray corner indicates Pin 1 orientation of packed units.


#### \*All dimensions are nominal

7 til dillionorolono di o monimio												
Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
TFP410PAP	PAP	HTQFP	64	160	8 x 20	150	315	135.9	7620	15.2	13.1	13
TFP410PAP.A	PAP	HTQFP	64	160	8 x 20	150	315	135.9	7620	15.2	13.1	13
TFP410PAPG4	PAP	HTQFP	64	160	8 x 20	150	315	135.9	7620	15.2	13.1	13

10 x 10, 0.5 mm pitch


QUAD FLATPACK

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# PAP (S-PQFP-G64)

# PowerPAD™ PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">www.ti.com</a>.
- E. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.




PowerPAD™ PLASTIC QUAD FLATPACK

#### THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTES: A. All linear dimensions are in millimeters


\( \frac{\hat{A}}{2} \) Tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



# PAP (S-PQFP-G64)

# PowerPAD™ PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
- PowerPAD is a trademark of Texas Instruments
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日: 2025 年 10 月