



TLV741P フォールドバック電流制限付き150mA、低ドロップアウト・レギュレータ

1 特長

- 入力電圧範囲: 1.4V~5.5V
- 1 μ Fのセラミック・コンデンサで安定動作
- フォールドバック過電流保護
- パッケージ
 - 5ピンSOT-23
 - 4ピンのX2SON
- 非常に低いドロップアウト: 150mAで230mV
- 精度: 1%
- 低い I_Q : 50 μ A
- 固定出力電圧で利用可能:
1V~3.3V
- 高いPSRR: 1kHzにおいて65dB
- アクティブ出力放電(Pバージョンのみ)

2 アプリケーション

- PDAおよびバッテリー駆動の携帯機器
- MP3プレーヤーや他のハンドヘルド製品
- WLANおよび他のPCアドオン・カード

3 概要

TLV741P低ドロップアウト・リニア・レギュレータ(LDO)は、静止電流の低いデバイスで、ラインおよび負荷過渡性能が非常に優れており、消費電力の制限が厳しいアプリケーション向けです。このデバイスの標準精度は1%です。

TLV741Pは、小さな1 μ Fの出力コンデンサで安定するように設計されています。

TLV741Pは、デバイスの電源投入およびイネーブル時に、突入電流の制御を行います。TLV741Pは、入力電流を定義済みの上限値までに制限し、入力電源から大電流が流れ込むことを防止します。この機能は、バッテリーで動作するデバイスにおいては特に重要です。


TLV741Pは、標準のDBV (SOT-23)およびDQN (X2SON)パッケージで供給されます。TLV741Pにはアクティブ・プルダウン回路があり、出力負荷を迅速に放電します。

製品情報⁽¹⁾


型番	パッケージ	本体サイズ
TLV741P	SOT-23 (5)	2.90mm×1.60mm
	X2SON (4)	1.00mm×1.00mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にあるパッケージ・オプションについての付録を参照してください。

代表的なアプリケーション回路



ドロップアウト電圧と出力電流との関係



目次

1	特長	1	8	Application and Implementation	14
2	アプリケーション	1	8.1	Application Information	14
3	概要	1	8.2	Typical Application	15
4	改訂履歴	2	8.3	What to Do and What Not to Do	16
5	Pin Configuration and Functions	3	9	Power Supply Recommendations	17
6	Specifications	4	10	Layout	17
6.1	Absolute Maximum Ratings	4	10.1	Layout Guidelines	17
6.2	ESD Ratings	4	10.2	Layout Examples	17
6.3	Recommended Operating Conditions	4	10.3	Power Dissipation	18
6.4	Thermal Information	4	11	デバイスおよびドキュメントのサポート	19
6.5	Electrical Characteristics	5	11.1	ドキュメントのサポート	19
6.6	Typical Characteristics	7	11.2	ドキュメントの更新通知を受け取る方法	19
7	Detailed Description	11	11.3	コミュニティ・リソース	19
7.1	Overview	11	11.4	商標	19
7.2	Functional Block Diagram	11	11.5	静電気放電に関する注意事項	19
7.3	Feature Description	12	11.6	Glossary	19
7.4	Device Functional Modes	13	12	メカニカル、パッケージ、および注文情報	19



4 改訂履歴

2017年7月発行のものから更新

Page

• データシートにDQN (X2SON)パッケージを 追加	1
-------------------------------------	----------

5 Pin Configuration and Functions



Pin Functions

PIN			I/O	DESCRIPTION
NAME	NO.			
	SOT-23	X2SON		
EN	3	3	I	Enable pin. Driving EN over 0.9 V turns on the regulator. Driving EN below 0.4 V puts the regulator into shutdown mode.
GND	2	2	—	Ground pin
IN	1	4	I	Input pin. Use a small capacitor from this pin to ground. See the Input and Output Capacitor Considerations section for more details.
NC	4	—	—	No internal connection
OUT	5	1	O	Regulated output voltage pin. For best transient response, use a small 1-μF ceramic capacitor from this pin to ground. See the Input and Output Capacitor Considerations section for more details.
Thermal pad	—	—	—	The thermal pad is electrically connected to the GND node. Connect the thermal pad to the ground plane for improved thermal performance.

6 Specifications

6.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted). All voltages are with respect to GND.⁽¹⁾

		MIN	MAX	UNIT
Voltage	Input, V_{IN}	−0.3	6	V
	Enable, V_{EN}	−0.3	$V_{IN} + 0.3$	
	Output, V_{OUT}	−0.3	3.6	
Current	Maximum output, $I_{OUT(max)}$	Internally limited		
Output short-circuit duration		Indefinite		
Total power dissipation	Continuous, $P_{D(tot)}$	See Thermal Information		
Temperature	Junction, T_J	−55	125	°C
	Storage, T_{stg}	−55	150	

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{IN}	Input voltage	1.4		5.5	V
V_{EN}	Enable range	0		V_{IN}	V
I_{OUT}	Output current	0		150	mA
C_{IN}	Input capacitor	0	1		μF
C_{OUT}	Output capacitor	1		100	μF
T_J	Operating junction temperature	−40		125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TLV741P		UNIT
		DQN (X2SON)	DBV (SOT-23)	
		4 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	228.5	249	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	210.4	172.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	174.7	76.7	°C/W
ψ_{JT}	Junction-to-top characterization parameter	21.2	49.7	°C/W
ψ_{JB}	Junction-to-board characterization parameter	174.5	75.8	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	140.6	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#)

6.5 Electrical Characteristics

over operating temperature range $T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{IN(nom)} = V_{OUT(nom)} + 0.5\text{ V}$ or $V_{IN(nom)} = 2\text{ V}$ (whichever is greater), $I_{OUT} = 1\text{ mA}$, $V_{EN} = V_{IN}$, and $C_{OUT} = 1\text{ }\mu\text{F}$ (unless otherwise noted). Typical values are at $T_J = 25^{\circ}\text{C}$.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V_{OUT}	Output voltage range			1		3.3	V
	DC output accuracy	$V_{OUT} \geq 1.8\text{ V}$ $T_J = 25^{\circ}\text{C}$		-1%		1%	
		$V_{OUT} < 1.8\text{ V}$ $T_J = 25^{\circ}\text{C}$		-20		20	mV
		$V_{OUT} \geq 1.2\text{ V}$ $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$		-1.5%		1.5%	
		$V_{OUT} < 1.2\text{ V}$ $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$		-50		50	mV
$\Delta V_{OUT(\Delta V_{IN})}$	Line regulation	Maximum $\{V_{OUT(nom)} + 0.5\text{ V}$ $V_{IN} = 2\text{ V}\} \leq V_{IN} \leq 5.5\text{ V}$			1	5	mV
$\Delta V_{OUT(\Delta I_{OUT})}$	Load regulation	$0\text{ mA} \leq I_{OUT} \leq 150\text{ mA}$			10	30	mV
V_{DO}	Dropout voltage	$V_{OUT} = 0.98 \times V_{OUT(nom)}$ $T_J = -40^{\circ}\text{C}$ to 85°C	$1\text{ V} \leq V_{OUT} < 1.8\text{ V}$ $I_{OUT} = 150\text{ mA}$		600	900	mV
			$V_{OUT} = 1.1\text{ V}$ $I_{OUT} = 100\text{ mA}$		470	600	
			$1.8\text{ V} \leq V_{OUT} < 2.1\text{ V}$ $I_{OUT} = 30\text{ mA}$		70		
			$1.8\text{ V} \leq V_{OUT} < 2.1\text{ V}$ $I_{OUT} = 150\text{ mA}$		350	575	
			$2.1\text{ V} \leq V_{OUT} < 2.5\text{ V}$ $I_{OUT} = 30\text{ mA}$		90		
			$2.1\text{ V} \leq V_{OUT} < 2.5\text{ V}$ $I_{OUT} = 150\text{ mA}$		290	481	
			$2.5\text{ V} \leq V_{OUT} < 3\text{ V}$ $I_{OUT} = 30\text{ mA}$		50		
			$2.5\text{ V} \leq V_{OUT} < 3\text{ V}$ $I_{OUT} = 150\text{ mA}$		246	445	
		$V_{OUT} = 0.98 \times V_{OUT(nom)}$ $T_J = -40^{\circ}\text{C}$ to 125°C	$3\text{ V} \leq V_{OUT} < 3.6\text{ V}$ $I_{OUT} = 30\text{ mA}$		46		
			$3\text{ V} \leq V_{OUT} < 3.6\text{ V}$ $I_{OUT} = 150\text{ mA}$		230	420	
			$1\text{ V} \leq V_{OUT} < 1.8\text{ V}$ $I_{OUT} = 150\text{ mA}$		600	1020	
			$V_{OUT} = 1.1\text{ V}$ $I_{OUT} = 100\text{ mA}$		470	720	
			$1.8\text{ V} \leq V_{OUT} < 2.1\text{ V}$ $I_{OUT} = 150\text{ mA}$		350	695	
			$2.1\text{ V} \leq V_{OUT} < 2.5\text{ V}$ $I_{OUT} = 150\text{ mA}$		290	601	
			$2.5\text{ V} \leq V_{OUT} < 3\text{ V}$ $I_{OUT} = 150\text{ mA}$		246	565	
			$3\text{ V} \leq V_{OUT} < 3.6\text{ V}$ $I_{OUT} = 150\text{ mA}$		230	540	
I_{GND}	Ground pin current	$I_{OUT} = 0\text{ mA}$			50	75	μA
$I_{SHUTDOWN}$	Shutdown current	$V_{EN} \leq 0.4\text{ V}$, $2\text{ V} \leq V_{IN} \leq 5.5\text{ V}$ $T_J = 25^{\circ}\text{C}$			0.1	1	μA
PSRR	Power-supply rejection ratio	$V_{IN} = 3.3\text{ V}$ $V_{OUT} = 2.8\text{ V}$ $I_{OUT} = 30\text{ mA}$	$f = 100\text{ Hz}$		70		dB
			$f = 10\text{ kHz}$		55		
			$f = 1\text{ MHz}$		55		
V_n	Output noise voltage	BW = 100 Hz to 100 kHz $V_{IN} = 2.3\text{ V}$ $V_{OUT} = 1.8\text{ V}$ $I_{OUT} = 10\text{ mA}$			73		μV_{RMS}
t_{STR}	Start-up time ⁽¹⁾	$C_{OUT} = 1\text{ }\mu\text{F}$ $I_{OUT} = 150\text{ mA}$			100		μs

(1) Start-up time is the time from EN assertion to $(0.98 \times V_{OUT(nom)})$.

Electrical Characteristics (continued)

over operating temperature range $T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{IN(nom)} = V_{OUT(nom)} + 0.5\text{ V}$ or $V_{IN(nom)} = 2\text{ V}$ (whichever is greater), $I_{OUT} = 1\text{ mA}$, $V_{EN} = V_{IN}$, and $C_{OUT} = 1\text{ }\mu\text{F}$ (unless otherwise noted). Typical values are at $T_J = 25^{\circ}\text{C}$.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{HI}	Enable high (enabled)		0.9		V_{IN}	V
V_{LO}	Enable low (disabled)		0		0.4	V
I_{EN}	EN pin current	$V_{IN} = 5.5\text{ V}$		0.01		μA
$R_{PULLDOWN}$	Pulldown resistor	$V_{IN} = 4\text{ V}$		120		Ω
I_{LIM}	Output current limit	$V_{IN} = 3.8\text{ V}$ $V_{OUT} = 3.3\text{ V}$ $T_J = -40\text{ to }85^{\circ}\text{C}$	180			mA
		$V_{IN} = 2.25\text{ V}$ $V_{OUT} = 1.8\text{ V}$ $T_J = -40\text{ to }85^{\circ}\text{C}$	180			
		$V_{IN} = 2\text{ V}$ $V_{OUT} = 1.2\text{ V}$ $T_J = -40\text{ to }85^{\circ}\text{C}$	180			
I_{SC}	Short-circuit current	$V_{OUT} = 0\text{ V}$		40		mA
T_{SD}	Thermal shutdown	Shutdown, temperature increasing		158		$^{\circ}\text{C}$
		Reset, temperature decreasing		140		

6.6 Typical Characteristics

over operating temperature range $T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{IN} = V_{OUT(nom)} + 0.5\text{ V}$ or 2 V (whichever is greater), $I_{OUT} = 10\text{ mA}$, $V_{EN} = V_{IN}$, $C_{OUT} = 1\text{ }\mu\text{F}$, and $V_{OUT(nom)} = 1.8\text{ V}$ (unless otherwise noted). Typical values are at $T_J = 25^{\circ}\text{C}$.




图 1. 1.8-V Line Regulation vs V_{IN} and Temperature




图 2. 1.8-V Load Regulation vs I_{OUT} and Temperature




图 3. 1.8-V Output Voltage Over Temperature




图 4. 1.8-V Dropout Voltage vs I_{OUT} and Temperature




图 5. 3.3-V Dropout Voltage vs I_{OUT} and Temperature




图 6. Ground Pin Current vs V_{IN} and Temperature

Typical Characteristics (continued)

over operating temperature range $T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{IN} = V_{OUT(nom)} + 0.5\text{ V}$ or 2 V (whichever is greater), $I_{OUT} = 10\text{ mA}$, $V_{EN} = V_{IN}$, $C_{OUT} = 1\text{ }\mu\text{F}$, and $V_{OUT(nom)} = 1.8\text{ V}$ (unless otherwise noted). Typical values are at $T_J = 25^{\circ}\text{C}$.




图 7. Ground Pin Current vs I_{OUT} and Temperature




图 8. Shutdown Current vs V_{IN} and Temperature




图 9. Power-Supply Rejection Ratio Over C_{OUT}




图 10. Power-Supply Rejection Ratio Over I_{OUT}




图 11. Output Spectral Noise Density





图 12. Line Transient

Typical Characteristics (continued)

over operating temperature range $T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{IN} = V_{OUT(nom)} + 0.5\text{ V}$ or 2 V (whichever is greater), $I_{OUT} = 10\text{ mA}$, $V_{EN} = V_{IN}$, $C_{OUT} = 1\text{ }\mu\text{F}$, and $V_{OUT(nom)} = 1.8\text{ V}$ (unless otherwise noted). Typical values are at $T_J = 25^{\circ}\text{C}$.



Typical Characteristics (continued)

over operating temperature range $T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{IN} = V_{OUT(nom)} + 0.5\text{ V}$ or 2 V (whichever is greater), $I_{OUT} = 10\text{ mA}$, $V_{EN} = V_{IN}$, $C_{OUT} = 1\text{ }\mu\text{F}$, and $V_{OUT(nom)} = 1.8\text{ V}$ (unless otherwise noted). Typical values are at $T_J = 25^{\circ}\text{C}$.




图 19. 1.8-V Output Voltage vs Output Current (Foldback Current Limit)




图 20. V_{IN} Power-Up and Power-Down




图 21. Start-Up With EN




图 22. Shutdown Response With Enable


7 Detailed Description

7.1 Overview

The TLV741P belongs to a new family of next-generation value low-dropout (LDO) regulators. The TLV741P consumes low quiescent current and delivers excellent line and load transient performance. These characteristics, combined with low noise, very good PSRR with little ($V_{IN} - V_{OUT}$) headroom makes the device suitable for RF portable applications.

This regulator offers current limit and thermal protection. Device operating junction temperature is -40°C to $+125^{\circ}\text{C}$.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Undervoltage Lockout (UVLO)

The TLV741P uses a UVLO circuit that disables the output until the input voltage is greater than the rising UVLO voltage. The circuit makes sure that the device does not exhibit any unpredictable behavior when the supply voltage is lower than the operational range of the internal circuitry, $V_{IN(min)}$. During UVLO disable, the output of the TLV741P version is connected to ground with a 120-Ω pulldown resistor.

7.3.2 Shutdown

The enable pin (EN) is active high. Enable the device by forcing the EN pin to exceed $V_{EN(high)}$ (0.9 V, minimum). Turn off the device by forcing the EN pin to drop below 0.4 V. If shutdown capability is not required, connect EN to IN.

The TLV741P has an internal pulldown MOSFET that connects a 120-Ω resistor to ground when the device is disabled. The discharge time after disabling depends on the output capacitance (C_{OUT}) and the load resistance (R_L) in parallel with the 120-Ω pulldown resistor. The time constant is calculated in 式 1.

$$\tau = \frac{120 \cdot R_L}{120 + R_L} \cdot C_{OUT} \quad (1)$$

7.3.3 Foldback Current Limit

The TLV741P has an internal foldback current limit that helps protect the regulator during fault conditions. The current supplied by the device is gradually reduced while the output voltage decreases. When the output shorts, the LDO supplies a typical current of 40 mA. Output voltage is not regulated when the device is in current limit, and is calculated by 式 2:

$$V_{OUT} = I_{LIMIT} \times R_{LOAD} \quad (2)$$

The PMOS pass transistor dissipates $[(V_{IN} - V_{OUT}) \times I_{LIMIT}]$ until thermal shutdown is triggered and the device turns off. The internal thermal shutdown circuit turns on the device during cool down. If the fault condition continues, the device cycles between current limit and thermal shutdown. See [Thermal Protection](#) for more details.

The TLV741P PMOS pass element has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited, so if extended reverse voltage operation is anticipated, TI recommends externally limiting the rated output current to 5%.

7.3.4 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 158°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits regulator dissipation, which protects the device from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat sink. For reliable operation, junction temperature must be limited to 125°C maximum. To estimate the margin of safety in a complete design (including heat sink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions.

The TLV741P internal protection circuitry is designed to protect against overload conditions. This circuitry is not intended to replace proper heat sinking. Continuously running the TLV741P into thermal shutdown degrades device reliability.

7.4 Device Functional Modes

7.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage is at least as high as $V_{IN(min)}$.
- The input voltage is greater than the nominal output voltage added to the dropout voltage.
- The enable voltage has previously exceeded the enable rising threshold voltage and has not decreased below the enable falling threshold.
- The output current is less than the current limit.
- The device junction temperature is less than the maximum specified junction temperature.

7.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode of operation, the output voltage is the same as the input voltage minus the dropout voltage. The transient performance of the device is significantly degraded because the pass device is in the linear region and no longer controls the current through the LDO. Line or load transients in dropout can result in large output voltage deviations.

7.4.3 Disabled

The device is disabled under the following conditions:

- The enable voltage is less than the enable falling threshold voltage or has not yet exceeded the enable rising threshold.
- The device junction temperature is greater than the thermal shutdown temperature.

表 1 lists conditions that result in different operating modes.

表 1. Device Functional Mode Comparison

OPERATING MODE	PARAMETER			
	V_{IN}	V_{EN}	I_{OUT}	T_J
Normal mode	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > V_{IN(min)}$	$V_{EN} > V_{EN(high)}$	$I_{OUT} < I_{LIM}$	$T_J < 125^{\circ}C$
Dropout mode	$V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO}$	$V_{EN} > V_{EN(high)}$	—	$T_J < 125^{\circ}C$
Disabled mode (any true condition disables the device)	—	$V_{EN} < V_{EN(low)}$	—	$T_J > 158^{\circ}C$

8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Input and Output Capacitor Considerations

The TLV741P uses an advanced internal control loop to obtain stable operation by using an input or output capacitor. An output capacitance of 1 μF or larger generally provides good dynamic response. TI recommends using X5R- and X7R-type ceramic capacitors because these capacitors have minimal variation in value and equivalent series resistance (ESR) over temperature.

Although an input capacitor is not required for stability, it is good analog design practice to connect a 0.1- μF to 1- μF capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. TI recommends using an input capacitor if the source impedance is more than 0.5 Ω . A higher-value capacitor may be necessary if large, fast, rise-time load transients are anticipated or if the device is located several inches from the input power source.

8.1.2 Dropout Voltage

The TLV741P uses a PMOS pass transistor to achieve low dropout. When $(V_{\text{IN}} - V_{\text{OUT}})$ is less than the dropout voltage (V_{DO}), the PMOS pass device is in the linear region of operation and the input-to-output resistance is the $R_{\text{DS(on)}}$ of the PMOS pass element. V_{DO} scales approximately with output current because the PMOS device behaves like a resistor in dropout. As with any linear regulator, PSRR and transient response are degraded as $(V_{\text{IN}} - V_{\text{OUT}})$ approaches dropout.

8.1.3 Transient Response

As with any regulator, increasing the size of the output capacitor reduces over- and undershoot magnitude but increases the duration of the transient response.

8.2 Typical Application

Several versions of the TLV741P are suitable for powering the [MSP430 microcontroller](#).

[图 23](#) shows a diagram of the TLV741P powering an MSP430 microcontroller. [表 2](#) lists potential applications of some voltage versions.




图 23. TLV741P Powering a Microcontroller

表 2. Typical MSP430 Applications

DEVICE	V _{OUT} (TYPICAL)	APPLICATION
TLV741P18P	1.8 V	Allows for lowest power consumption with many MSP430s
TLV741P25P	2.5 V	2.2-V supply required by many MSP430s for flash programming and erasing

8.2.1 Design Requirements

[表 3](#) lists the design requirements.

表 3. Design Parameters

PARAMETER	DESIGN REQUIREMENT
Input voltage	4.2 V to 3 V (Lithium Ion battery)
Output voltage	1.8 V, ±1%
DC output current	10 mA
Peak output current	75 mA
Maximum ambient temperature	65°C

8.2.2 Detailed Design Procedure

An input capacitor is not required for this design because of the low impedance connection directly to the battery.

A small output capacitor allows for the minimal possible inrush current during start-up, and makes sure that the 180-mA maximum input current limit is not exceeded.

See [图 29](#) to verify that the maximum junction temperature is not exceeded.

8.2.3 Application Curves




Figure 24. Power-Supply Rejection Ratio vs Frequency




Figure 25. Output Spectral Noise Density




Figure 26. V_{IN} Power Up and Power Down

8.3 What to Do and What Not to Do

Place at least one 1- μ F ceramic capacitor as close as possible to the OUT pin of the regulator for best transient performance.

Place at least one 1- μ F capacitor as close as possible to the IN pin for best transient performance.

Do not place the output capacitor more than 10 mm away from the regulator.

Do not exceed the absolute maximum ratings.

Do not continuously operate the device in current limit or near thermal shutdown.

9 Power Supply Recommendations

This device is designed to operate from an input voltage supply range from 1.4 V to 5.5 V. The input voltage range must provide adequate headroom for the device to have a regulated output. This input supply must be well-regulated and stable. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance.


10 Layout

10.1 Layout Guidelines

10.1.1 Board Layout Recommendations to Improve PSRR and Noise Performance

Input and output capacitors must be placed as close to the device pins as possible. To improve AC performance (such as PSRR, output noise, and transient response), TI recommends that the board be designed with separate ground planes for V_{IN} and V_{OUT} , with the ground plane connected only at the device GND pin. In addition, the output capacitor ground connection must be connected directly to the device GND pin. High-ESR capacitors may degrade PSRR performance.


10.2 Layout Examples



● Represents via used for application-specific connections

(1) Not required.

☒ 27. X2SON Layout Example



● Represents via used for application-specific connections

☒ 28. SOT-23 Layout Example

10.3 Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the printed-circuit-board (PCB) layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low- and high-K boards are given in [Thermal Information](#). Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves the heat sink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation (P_D) can be approximated by the product of the output current times the voltage drop across the output pass element (V_{IN} to V_{OUT}), as shown in [式 3](#):

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \quad (3)$$

[图 29](#) shows the maximum ambient temperature versus the power dissipation of the TLV741P. This figure assumes the device is soldered on a JEDEC standard, high-K layout with no airflow over the board. Actual board thermal impedances vary widely. If the application requires high power dissipation, having a thorough understanding of the board temperature and thermal impedances is helpful to make sure the TLV741P does not operate above a junction temperature of 125°C.




图 29. Maximum Ambient Temperature vs Device Power Dissipation

Estimate junction temperature by using the Ψ_{JT} and Ψ_{JB} thermal metrics, shown in [Thermal Information](#). These metrics are a more accurate representation of the heat transfer characteristics of the die and the package than $R_{\theta JA}$. The junction temperature can be estimated with [式 4](#):

$$\Psi_{JT}: T_J = T_T + \Psi_{JT} \cdot P_D$$

$$\Psi_{JB}: T_J = T_B + \Psi_{JB} \cdot P_D$$

where

- P_D is the power dissipation shown by [式 3](#),
 - T_T is the temperature at the center-top of the device package,
 - T_B is the PCB temperature measured 1 mm away from the device package on the PCB surface.
- (4)

注

Both T_T and T_B can be measured on actual application boards using a thermogun (an infrared thermometer).

For more information about measuring T_T and T_B , see [Using New Thermal Metrics](#), available for download at www.ti.com.

11 デバイスおよびドキュメントのサポート

11.1 ドキュメントのサポート

11.1.1 関連資料

関連資料については、以下を参照してください。

『ユニバーサル低ドロップアウト(LDO)リニア電圧レギュレータEVMユーザー・ガイド』

11.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ オンライン・コミュニティ TIのE2E (*Engineer-to-Engineer*) コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

設計サポート TIの設計サポート 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

11.4 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.5 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

11.6 Glossary

[SLYZ022](#) — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TLV741105PDBVR	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1NFT
TLV741105PDBVR.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	1NFT
TLV74110PDBVR	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1C9T
TLV74110PDBVR.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	1C9T
TLV74110PDQNR	Active	Production	X2SON (DQN) 4	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	8T
TLV74110PDQNR.B	Active	Production	X2SON (DQN) 4	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	8T
TLV74111PDBVR	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1DHT
TLV74111PDBVR.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	1DHT
TLV74111PDQNR	Active	Production	X2SON (DQN) 4	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	8R
TLV74111PDQNR.B	Active	Production	X2SON (DQN) 4	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	8R
TLV74112PDBVR	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1DIT
TLV74112PDBVR.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1DIT
TLV74112PDQNR	Active	Production	X2SON (DQN) 4	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	8Q
TLV74112PDQNR.B	Active	Production	X2SON (DQN) 4	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	8Q
TLV74115PDBVR	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	Call TI Sn Nipdau	Level-1-260C-UNLIM	-40 to 125	1DJT
TLV74115PDBVR.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1DJT
TLV74115PDQNR	Active	Production	X2SON (DQN) 4	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	8P
TLV74115PDQNR.B	Active	Production	X2SON (DQN) 4	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	8P
TLV74118PDBVR	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	Call TI Sn Nipdau	Level-1-260C-UNLIM	-40 to 125	1DKT
TLV74118PDBVR.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1DKT
TLV74118PDQNR	Active	Production	X2SON (DQN) 4	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	8O
TLV74118PDQNR.B	Active	Production	X2SON (DQN) 4	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	8O
TLV74125PDBVR	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	Call TI Sn Nipdau	Level-1-260C-UNLIM	-40 to 125	1DLT
TLV74125PDBVR.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	Call TI	Level-1-260C-UNLIM	-40 to 125	1DLT
TLV74125PDQNR	Active	Production	X2SON (DQN) 4	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	8N
TLV74125PDQNR.B	Active	Production	X2SON (DQN) 4	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	8N
TLV741285PDBVR	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	Call TI Sn Nipdau	Level-1-260C-UNLIM	-40 to 125	1DMT
TLV741285PDBVR.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	Call TI	Level-1-260C-UNLIM	-40 to 125	1DMT
TLV741285PDQNR	Active	Production	X2SON (DQN) 4	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	8M

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TLV741285PDQNR.B	Active	Production	X2SON (DQN) 4	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	8M
TLV74128PDBVR	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	Call TI Sn Nipdau	Level-1-260C-UNLIM	-40 to 125	1DNT
TLV74128PDBVR.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1DNT
TLV74128PDQNR	Active	Production	X2SON (DQN) 4	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	8L
TLV74128PDQNR.B	Active	Production	X2SON (DQN) 4	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	8L
TLV74130PDBVR	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	Call TI Sn Nipdau	Level-1-260C-UNLIM	-40 to 125	1DOT
TLV74130PDBVR.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1DOT
TLV74130PDQNR	Active	Production	X2SON (DQN) 4	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	8K
TLV74130PDQNR.B	Active	Production	X2SON (DQN) 4	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	8K
TLV74133PDBVR	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	Call TI Sn Nipdau	Level-1-260C-UNLIM	-40 to 125	1CAT
TLV74133PDBVR.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1CAT
TLV74133PDQNR	Active	Production	X2SON (DQN) 4	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	8J
TLV74133PDQNR.B	Active	Production	X2SON (DQN) 4	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	8J

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV741105PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV74110PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV74110PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TLV74111PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV74111PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TLV74112PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV74112PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TLV74115PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV74115PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TLV74118PDBVR	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV74118PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TLV74125PDBVR	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV74125PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TLV741285PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV741285PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TLV74128PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV74128PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TLV74130PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV74130PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TLV74133PDBVR	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV74133PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV741105PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV741110PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV741110PDQNR	X2SON	DQN	4	3000	210.0	185.0	35.0
TLV741111PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV741111PDQNR	X2SON	DQN	4	3000	210.0	185.0	35.0
TLV741112PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV741112PDQNR	X2SON	DQN	4	3000	210.0	185.0	35.0
TLV741115PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV741115PDQNR	X2SON	DQN	4	3000	210.0	185.0	35.0
TLV741118PDBVR	SOT-23	DBV	5	3000	208.0	191.0	35.0
TLV741118PDQNR	X2SON	DQN	4	3000	210.0	185.0	35.0
TLV74125PDBVR	SOT-23	DBV	5	3000	208.0	191.0	35.0
TLV74125PDQNR	X2SON	DQN	4	3000	210.0	185.0	35.0
TLV741285PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV741285PDQNR	X2SON	DQN	4	3000	210.0	185.0	35.0
TLV74128PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV74128PDQNR	X2SON	DQN	4	3000	210.0	185.0	35.0
TLV74130PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV74130PDQNR	X2SON	DQN	4	3000	210.0	185.0	35.0
TLV74133PDBVR	SOT-23	DBV	5	3000	208.0	191.0	35.0
TLV74133PDQNR	X2SON	DQN	4	3000	210.0	185.0	35.0

DQN 4

GENERIC PACKAGE VIEW

X2SON - 0.4 mm max height


PLASTIC SMALL OUTLINE - NO LEAD




Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4210367/F


PLASTIC SMALL OUTLINE - NO LEAD



**TEXAS
INSTRUMENTS**
www.ti.com



LAND PATTERN EXAMPLE
SCALE: 40X




SOLDER MASK DETAIL

4215302/E 12/2016

NOTES: (continued)

7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
8. If any vias are implemented, it is recommended that vias under paste be filled, plugged or tented.



SOLDER PASTE EXAMPLE
 BASED ON 0.075 - 0.1mm THICK STENCIL

EXPOSED PAD
 88% PRINTED SOLDER COVERAGE BY AREA
 SCALE: 60X


4215302/E 12/2016

NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

DBV0005A**PACKAGE OUTLINE****SOT-23 - 1.45 mm max height**

SMALL OUTLINE TRANSISTOR

**NOTES:**


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
5. Support pin may differ or may not be present.

EXAMPLE BOARD LAYOUT


DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/K 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日：2025 年 10 月