74AC11257 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER WITH 3-STATE OUTPUTS

SCAS049C - MARCH 1989 - REVISED MAY 2004

- 3-State Outputs Interface Directly With System Bus
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise
- 500-mA Typical Latch-Up Immunity at 125°C
- Provides Bus Interface From Multiple Sources in High-Performance Systems

(TOP VIEW) 20 1 1A Ā/B [19 1B 1Y 2Y 🛛 3 18 T 2A GND 1 4 17 D 2B GND II 5 16 V_{CC} GND II 6 15 V_{CC} GND ∏ 7 14 🛮 3A 3Y 🛮 8 13 3B 4Y 🛮 9 12 4A 11 **∏** 4B

DB, DW, N, OR PW PACKAGE

description/ordering information

This device is designed to multiplex signals from 4-bit data sources to four output data lines in bus-organized systems. The 3-state outputs do not load the data lines when the output-enable (OE) input is at a high logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION

T _A	PACK	AGE†	TOP-SIDE MARKING	
	PDIP – N	Tube	74AC11257N	74AC11257N
	0010 DW	Tube	74AC11257DW	A044057
4000 1- 0500	SOIC – DW	Tape and reel	74AC11257DWR	AC11257
–40°C to 85°C	SSOP – DB	Tape and reel	74AC11257DBR	AE257
	TOOOD DW	Tube	74AC11257PW	A F.0.5.7
	TSSOP – PW	Tape and reel	74AC11257PWR	AE257

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE

	INPUT	S			
<u> </u>	SELECT	OUTPUT			
OE	A/B	Α	В	·	
Н	Х	Х	Х	Z	
L	L	L	Х	L	
L	L	Н	Х	Н	
L	Н	Х	L	L	
L	Н	Χ	Н	Н	




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCAS049C - MARCH 1989 - REVISED MAY 2004

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input voltage range, V _I (see Note 1)		. $-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V _O (see Note 1)		. $-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)		±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)		±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$.		±50 mA
Continuous current through V _{CC} or GND		±100 mA
Package thermal impedance, θ_{JA} (see Note 2):	DB package	70°C/W
	DW package	58°C/W
	N package	60°C/W
	PW package	83°C/W
Storage temperature range, T _{stq}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCAS049C - MARCH 1989 - REVISED MAY 2004

recommended operating conditions (see Note 3)

	·		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage		3	5	5.5	V
		V _{CC} = 3 V	2.1			
V_{IH}	High-level input voltage	$V_{CC} = 4.5 \text{ V}$	3.15			V
		$V_{CC} = 5.5 \text{ V}$	3.85			
		V _{CC} = 3 V			0.9	
V_{IL}	Low-level input voltage	$V_{CC} = 4.5 \text{ V}$			1.35	V
		V _{CC} = 5.5 V			1.65	
VI	Input voltage		0		V_{CC}	V
Vo	Output voltage		0		V_{CC}	V
		V _{CC} = 3 V			-4	
l _{OH}	High-level output current	$V_{CC} = 4.5 \text{ V}$			-24	mA
		$V_{CC} = 5.5 \text{ V}$			-24	
		V _{CC} = 3 V			12	
I_{OL}	Low-level output current	V _{CC} = 4.5 V			24	mA
		$V_{CC} = 5.5 \text{ V}$			24	
Δt/Δν	Input transition rise or fall rate				10	ns/V
T _A	Operating free-air temperature		-40		85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

242445	TEGE COMPLETIONS		T,	_A = 25°C						
PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	MIN	MAX	UNIT		
		3 V	2.9			2.9				
	$I_{OH} = -50 \mu A$	4.5 V	4.4			4.4				
		5.5 V	5.4			5.4				
V _{OH}	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		V		
	04 mA	4.5 V	4.5 V 3.94			3.8				
	I _{OH} = -24 mA	5.5 V	4.94			4.8				
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85				
		3 V			0.1		0.1			
	$I_{OL} = 50 \mu A$	4.5 V			0.1		0.1			
		5.5 V			0.1		0.1			
V _{OL}	$I_{OL} = 12 \text{ mA}$	3 V			0.36		0.44	V		
		4.5 V			0.36		0.44			
	I _{OL} = 24 mA	5.5 V			0.36		0.44			
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65			
l _{OZ}	$V_O = V_{CC}$ or GND	5.5 V			±0.5		±5	μΑ		
I _I	V _I = V _{CC} or GND	5.5 V			±0.1		±1	μΑ		
I _{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80	μΑ		
C _i	$V_I = V_{CC}$ or GND	5 V		3.5				pF		
Co	V _O = V _{CC} or GND	5.5 V		8				pF		

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.



74AC11257 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER WITH 3-STATE OUTPUTS

SCAS049C - MARCH 1989 - REVISED MAY 2004

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETER	FROM	то	T,	_A = 25°C	;	MINI	MAY	LINUT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	UNIT
t _{PLH}	A au D	V	1.5	5.6	8.1	1.5	8.9	
t _{PHL}	A or B	Y		6.2	9	1.5	10.1	ns
t _{PLH}	Ā/D	A V	1.5	6.1	9.2	1.5	10.2	
t _{PHL}	Ā/B	Any Y	1.5	6.6	10	1.5	11.2	ns
t _{PZH}	Δ Ε	A.v. V	1.5	5.6	8.2	1.5	9.1	
t _{PZL}	ŌĒ	Any Y	1.5	7.5	10.4	1.5	11.8	ns
t _{PHZ}	OF.	Amerik	1.5	5.6	7.6	1.5	8.3	
t _{PLZ}	ŌĒ	Any Y	1.5	6.2	8.8	1.5	9.6	ns


switching characteristics, over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

DADAMETER	FROM	то	T,	գ = 25°C	;		MAY	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	UNII
t _{PLH}	A - :: D	V	1.5	3.6	5.8	1.5	6.4	
t _{PHL}	A or B	Υ	1.5	4.1	6.5	1.5	7.2	ns
t _{PLH}	T/D	Am. V	1.5	4	6.5	1.5	7.2	
t _{PHL}	Ā/B	Any Y	1.5	4.4	7.1	1.5	7.9	ns
t _{PZH}		A.v. V	1.5	3.8	5.9	1.5	6.5	
t _{PZL}	ŌĒ	Any Y	1.5	5	7.6	1.5	8.6	ns
t _{PHZ}	OF.	Am., V	1.5	4.5	6.4	1.5	7.6	
t _{PLZ}	ŌĒ	Any Y	1.5	4.8	6.9	1.5	7.6	ns


operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$


PARAMETER	TEST CO	TYP	UNIT		
O Bound discharge and the con-	Outputs enabled	0 50.55	£ 4 MII-	37	
Power dissipation capacitance	Outputs disabled	$C_L = 50 \text{ pF},$	f = 1 MHz	11	pF

PARAMETER MEASUREMENT INFORMATION



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	$2 \times V_{CC}$
t _{PHZ} /t _{PZH}	GND





VOLTAGE WAVEFORMS

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_{O} = 50 \Omega$, $t_{r} = 3$ ns. $t_{f} = 3$ ns.
- D. The outputs are measured one at a time, with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

www.ti.com 4-May-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
74AC11257DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC11257	Samples
74AC11257N	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	74AC11257N	Samples
74AC11257PW	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AE257	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

www.ti.com 4-May-2024

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
74AC11257DW	DW	SOIC	20	25	507	12.83	5080	6.6
74AC11257N	N	PDIP	20	20	506	13.97	11230	4.32
74AC11257PW	PW	TSSOP	20	70	530	10.2	3600	3.5



SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated