

AFE5401-EP クワッド チャネル、車載用レーダー ベースバンド ・ レシーバ向けアナログ フロント エンド

1 特長

- 統合型アナログ フロント エンドの内容:
 - クワッド LNA、イコライザ、PGA、アンチエイリアス フィルタ、ADC
- 30dB PGA ゲインを持つ入力換算ノイズ:
 - 15dB LNA ゲインで $2.9\text{nV}/\sqrt{\text{Hz}}$
 - 18dB LNA ゲインで $2.0\text{nV}/\sqrt{\text{Hz}}$ (HIGH_POWER_LNA モード)
- チャンネル間を同時にサンプリング
- プログラマブル LNA ゲイン: 12dB、15dB、16.5dB、18dB
- プログラマブル イコライザ モード
- 診断モード内蔵
- 温度センサ
- プログラマブル ゲイン アンプ (PGA):
 - 3dB 刻みで 0dB~30dB
- プログラマブル、3 次、アンチエイリアス フィルタ:
 - 7MHz、8MHz、10.5MHz、12MHz
- A/D コンバータ(ADC)
 - クワッド チャネル、12 ビット、チャンネルあたり 25MSPS
 - 参照に外部デカップリングは不要
- パラレル CMOS 出力
- チャンネルあたり 64mW 合計コア電力
- チャンネルあたり 25MSPS
- 供給電圧: 1.8V および 3.3V
- パッケージ: 9mm×9mm VQFN-64
- デバイス温度: -40°C~125°Cの周囲動作温度範囲
- 防衛、航空宇宙、および医療アプリケーションをサポート
 - 管理されたベースライン
 - 単一のアセンブリ / テスト施設
 - 単一の製造施設
 - 長期にわたる製品ライフ サイクル
 - 製品のトレーサビリティ
 - VID V62/25601

2 アプリケーション

- オートモーティブ レーダー
- データ収集
- ソナー™

3 概要

AFE5401-EP は、統合レベルを重視するアプリケーションを対象としたアナログ フロント エンド (AFE) です。このデバイスには 4 つのチャンネルがあり、各チャンネルは低ノイズアンプ (LNA)、プログラマブル イコライザ (EQ)、プログラマブル ゲイン アンプ (PGA)、アンチエイリアス フィルタで構成され、チャンネルあたり 25MSPS の高速 12 ビット A/D コンバータ (ADC) に接続されています。

4 つの差動入力ペアはそれぞれ LNA によって増幅され、その後プログラマブル ゲイン範囲が 0dB~30dB の PGA が接続されています。各チャンネルについて、PGA と ADC の間にアンチエイリアス、ローパス フィルタ (LPF) も内蔵されています。


各 LNA、PGA、およびアンチエイリアス フィルタ出力は差動です (2V_{PP} に制限)。アンチエイリアス フィルタは、オンチップの 12 ビット、25MSPS ADC を駆動します。4 つの ADC 出力は、12 ビットのパラレル CMOS 出力バスで多重化されます。

このデバイスは 9mm × 9mm の VQFN-64 パッケージで供給され、-40°C~+125°Cの温度範囲で動作が規定されています。詳細については、AFE5401_info@list.ti.com にお問い合わせください。

製品情報 (1)

部品番号	パッケージ	パッケージ サイズ (公称) (2)
AFE5401-EP	VQFN (64)	9.00mm × 9.00mm

- 利用可能なすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。
- パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピンも含まれます




概略回路図



Table of Contents

1 特長	1	7.1 Overview.....	21
2 アプリケーション	1	7.2 Functional Block Diagram.....	22
3 概要	1	7.3 Feature Description.....	23
4 Pin Configuration and Functions	3	7.4 Device Functional Modes.....	31
Pin Functions.....	4	7.5 Programming.....	40
5 Specifications	5	7.6 Register Maps.....	43
5.1 Absolute Maximum Ratings.....	5	8 Application and Implementation	64
5.2 ESD Ratings.....	5	8.1 Application Information.....	64
5.3 Recommended Operating Conditions.....	6	8.2 Typical Application.....	64
5.4 Thermal Information.....	6	8.3 Power Supply Recommendations.....	67
5.5 Electrical Characteristics.....	7	8.4 Layout.....	68
5.6 Digital Characteristics.....	8	9 Revision History	70
5.7 Timing Requirements: Output Interface.....	9	10 Device and Documentation Support	71
5.8 Timing Requirements: RESET.....	9	10.1 Documentation Support.....	71
5.9 Timing Requirements: Serial Interface Operation.....	10	10.2 Receiving Notification of Documentation Updates..	71
5.10 Typical Characteristics.....	12	10.3 Community Resources.....	71
6 Parameter Measurement Information	19	10.4 Trademarks.....	71
6.1 Timing Requirements: Across Output		11 Mechanical, Packaging, and Orderable	
Serialization Modes.....	19	Information	71
7 Detailed Description	21		

4 Pin Configuration and Functions



4-1. RGC Package VQFN-64 Top View

Pin Functions

PIN		DESCRIPTION
NAME	NO	
D[11:0]	35-46	CMOS outputs for channels 1 to 4
D_GPO[1:0]	47, 48	General-purpose CMOS output
AVDD3	18	3.3-V analog supply voltage
AVDD18	19, 24, 62	1.8-V analog supply voltage
AVSS	20, 23, 61, 63	Analog ground
CLKINM	22	Negative differential clock input pin. A single-ended clock is also supported.
CLKINP	21	Positive differential clock input pin. A single-ended clock is also supported.
DCLK	34	CMOS output clock
DRVDD	32, 33, 50	CMOS output driver supply
DRVSS	31, 49	CMOS output driver ground
DSYNC1	26	Data synchronization clock 1
DSYNC2	27	Data synchronization clock 2
DVDD18	28, 30, 51	1.8-V digital supply voltage
DVSS	29, 52	Digital ground
IN1M	4	Negative differential analog input pin for channel 1
IN1P	3	Positive differential analog input pin for channel 1
IN1M_AUX	2	Negative differential auxiliary analog input pin for channel 1
IN1P_AUX	1	Positive differential auxiliary analog input pin for channel 1
IN2M	8	Negative differential analog input pin for channel 2
IN2P	7	Positive differential analog input pin for channel 2
IN2M_AUX	6	Negative differential auxiliary analog input pin for channel 2
IN2P_AUX	5	Positive differential auxiliary analog input pin for channel 2
IN3M	12	Negative differential analog input pin for channel 3
IN3P	11	Positive differential analog input pin for channel 3
IN3M_AUX	10	Negative differential auxiliary analog input pin for channel 3
IN3P_AUX	9	Positive differential auxiliary analog input pin for channel 3
IN4M	16	Negative differential analog input pin for channel 4
IN4P	15	Positive differential analog input pin for channel 4
IN4P_AUX	13	Positive differential auxiliary analog input pin for channel 4
IN4M_AUX	14	Negative differential auxiliary analog input pin for channel 4
NC	58, 60	Do not connect
RESET	57	Hardware reset pin (active high). This pin has an internal 150-k Ω pull-down resistor.
SCLK	56	Serial interface clock input. This pin has an internal 150-k Ω pull-down resistor.
SDATA	55	Serial interface data input. This pin has an internal 150-k Ω pull-down resistor.
SDOUT	53	Serial interface data readout
SEN	54	Serial interface enable. This pin has an internal 150-k Ω pull-up resistor.
STBY	59	Standby control input. This pin has an internal 150-k Ω pull-down resistor.
TRIG	25	Trigger for DSYNC1 and DSYNC2. This pin has an internal 150-k Ω pull-down resistor.
VCM	17, 64	Output pins for common-mode bias voltage of the auxiliary input signals
Thermal pad	Pad	Located on bottom of package, internally connected to AVSS. Connect to ground plane on the board.

5 Specifications

5.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Voltage range	DRVDD to DRVSS	−0.3	+3.8	V
	AVDD3 to AVSS	−0.3	+3.8	
	AVDD18 to AVSS	−0.3	+2.2	
	DVDD18 to DVSS	−0.3	+2.2	
Voltage between	AVSS and DVSS	−0.3	+0.3	V
	AVSS and DRVSS	−0.3	+0.3	
	DVSS and DRVSS	−0.3	+0.3	
Clock input pins (CLKINP and CLKINM) to AVSS		−0.3	minimum (2.2, AVDD18 + 0.3)	V
Analog input pins (IN _I P, IN _I M, IN _I P_AUX, and IN _I M_AUX) to AVSS		−0.3	minimum (2.2, AVDD18 + 0.3)	V
Digital control pins to DVSS	STBY, RESET, SCLK, SDATA, SEN, TRIG	−0.3	+3.6	V
Maximum operating junction temperature, T _J max			+150	°C
Storage temperature, T _{stg}		−60	+150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
TEMPERATURE					
T_A	Ambient temperature range	–40		+105	°C
T_J	Operating junction temperature			+125	°C
SUPPLIES					
DRVDD	Output driver supply	1.7		3.6	V
AVDD3	3-V analog supply voltage	3	3.3	3.6	V
AVDD18	1.8-V analog supply voltage	1.7	1.8	1.9	V
DVDD18	1.8-V digital supply voltage	1.7	1.8	1.9	V
CLOCK INPUT					
CLKIN	Input clock frequency	Default mode (DIV_EN disabled)	12.5	25	MHz
		With DIV_EN, DIV_FRC enabled and DIV_REG = 1	25	50	
		With DIV_EN, DIV_FRC enabled and DIV_REG = 2	37.5	75	
		With DIV_EN, DIV_FRC enabled and DIV_REG = 3	50	100	
		With decimate-by-2 or decimate-by-4 modes enabled (DIV_EN disabled) ⁽¹⁾	12.5	50	
$V_{CLKINP} - V_{CLKINM}$	Input clock amplitude differential	Sine wave, ac-coupled	0.2	1.5	V_{PP}
		LVPECL, ac-coupled	0.2	1.6	
		LVDS, ac-coupled	0.2	0.7	
	Single-ended CMOS clock on CLKINP with CLKINM connected to AVSS		1.8		V
	Input clock duty cycle	40%		60%	
DIGITAL OUTPUT					
C_{LOAD}	Tolerable external load capacitance from each output pin to DRVSS		5		pF

(1) In decimation mode, input clock frequency (CLKIN) can be scaled up to maximum of 200 MHz with the input divider.

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		AFE5401-EP	UNIT
		RGC (VQFN)	
		64 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	24.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	8.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	3.9	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.2	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	3.9	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	0.5	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

5.5 Electrical Characteristics

Minimum and maximum values are across the full temperature range of $T_A = -40^{\circ}\text{C}$ to $T_J = +125^{\circ}\text{C}$, $\text{DRVDD} = 3.3\text{ V}$, $\text{AVDD3} = 3.3\text{ V}$, $\text{AVDD18} = 1.8\text{ V}$, $\text{DVDD18} = 1.8\text{ V}$, -1-dBFS analog input ac-coupled with a $0.1\text{-}\mu\text{F}$ capacitor, $\text{AFE_CLK} = 25\text{ MHz}$, LNA gain = 15 dB, PGA gain = 0 dB, default mode, and differential input clock with 50% duty cycle, unless otherwise noted. Typical values are at $T_{\text{NOM}} = +25^{\circ}\text{C}$.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
FULL-CHANNEL CHARACTERISTICS						
Maximum differential input signal amplitude on IN_{IP} and IN_{IM}		LNA gain = 12 dB		0.5		V_{PP}
		LNA gain = 15 dB (default)		0.35		
		LNA gain = 16.5 dB		0.3		
		LNA gain = 18 dB		0.25		
Input resistance, from each input to internal dc bias level		Default		$1 \pm 20\%$		k Ω
		$\text{TERM_INT_20K_LNA} / \text{TERM_INT_20K_AUX} = 1$		$10 \pm 20\%$		
C_{I}	Input capacitance	Differential input capacitance		5.5		pF
V_{VCM}	VCM output voltage	Voltage on VCM pins		1.45		V
	VCM output current capability	For 50-mV drop in VCM voltage		3		mA
	Gain matching	Across channels and devices		0.15	1	dB
E_{G}	Gain error	PGA gain = 30 dB		± 0.6	± 1.4	dB
E_{O}	Offset error	PGA gain = 30 dB, 1 sigma value		± 120		LSB
Input-referred noise voltage		$f_{\text{IN}} = 3\text{ MHz}$, idle channel, PGA gain = 30 dB (default)		2.9	3.8	nV/ $\sqrt{\text{Hz}}$
		$f_{\text{IN}} = 3\text{ MHz}$, idle channel, PGA gain = 30 dB (HIGH_POW_LNA mode)		2.5		
SNR	Signal-to-noise ratio	$f_{\text{IN}} = 3\text{ MHz}$, main channel	65	67.7		dBFS
		$f_{\text{IN}} = 3\text{ MHz}$, AUX channel		69.2		
SFDR	Spurious-free dynamic range	$f_{\text{IN}} = 3\text{ MHz}$, main channel (default)	57	66		dBc
		$f_{\text{IN}} = 3\text{ MHz}$, main channel (HPL_EN mode)		74		
THD	Total harmonic distortion	$f_{\text{IN}} = 3\text{ MHz}$, main channel	56	65		dBc
IMD	Intermodulation distortion	$f_{\text{IN1}} = 1.5\text{ MHz}$, $f_{\text{IN2}} = 2\text{ MHz}$, A_{IN1} and $A_{\text{IN2}} = -7\text{ dBFS}$		83		dBFS
PSRR	Power-supply rejection ratio	For a 50-mV $_{\text{PP}}$ signal on AVDD18 up to 10 MHz, no input applied to analog inputs		> 50		dB
	Number of bits in the ADC			12		Bits
	Crosstalk, main channel to main channel	Aggressor channel: $f_{\text{IN}} = 2\text{ MHz}$, 1 dB below ADC full-scale. Victim channel: $f_{\text{IN}} = 3\text{ MHz}$, 1 dB below ADC full-scale.		70		dB
	Maximum channel gain	LNA gain = 18 dB, PGA gain = 30 dB		48		dB
	Minimum channel gain	LNA gain = 12 dB, PGA gain = 0 dB		12		dB
	PGA gain resolution			3		dB
	PGA gain range	Maximum PGA gain – minimum PGA gain		30		dB
	Differential input voltage range for AUX channel			2		V_{PP}
ANTI_ALIAS FILTER (Third-Order Elliptic)						
f_{C}	3-dB filter corner frequency	$\text{FILTER_BW} = 0$ (default)		8		MHz
		$\text{FILTER_BW} = 1$		7		
		$\text{FILTER_BW} = 2$		10.5		
		$\text{FILTER_BW} = 3$		12		
	3-dB filter corner frequency tolerance	For all FILTER_BW settings		$\pm 5\%$		
$\text{ATT}_{2\text{FC}}$	Filter attenuation	At $2 \times f_{\text{C}}$		30		dBc
$\text{ATT}_{\text{STPBND}}$		Stop-band attenuation ($f_{\text{IN}} > 2.25 \times f_{\text{C}}$)		40		
RP_{PSBND}	Ripple in pass band			1.5		dB

Minimum and maximum values are across the full temperature range of $T_A = -40^{\circ}\text{C}$ to $T_J = +125^{\circ}\text{C}$, $\text{DRVDD} = 3.3\text{ V}$, $\text{AVDD3} = 3.3\text{ V}$, $\text{AVDD18} = 1.8\text{ V}$, $\text{DVDD18} = 1.8\text{ V}$, -1-dBFS analog input ac-coupled with a $0.1\text{-}\mu\text{F}$ capacitor, $\text{AFE_CLK} = 25\text{ MHz}$, LNA gain = 15 dB , PGA gain = 0 dB , default mode, and differential input clock with 50% duty cycle, unless otherwise noted. Typical values are at $T_{\text{NOM}} = +25^{\circ}\text{C}$.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
POWER							
Total core power, per channel		Idle channel, excluding DRVDD power		64			mW
I _{AVDD18}	AVDD18 current consumption	Default mode		131	145		mA
		With HIGH_POW_LNA mode enabled		153			
		With HPL_EN mode enabled		135			
I _{AVDD3}	AVDD3 current consumption			1.5	3.5		mA
I _{DVDD18}	DVDD18 current consumption			8	12		mA
I _{DRVDD}	DRVDD current consumption	5-pF load, toggle data test pattern mode	DRVDD = 3.3 V	14			mA
			DRVDD = 1.8 V	8.5			
		15-pF load, toggle data test pattern mode	DRVDD = 3.3 V	36			
			DRVDD = 1.8 V	20			
Power-down				5			mW
STBY power				15			mW

5.6 Digital Characteristics

The DC specifications refer to the condition where the digital outputs are not switching, but are permanently at a valid logic level 0 or 1. Minimum and maximum values are across the full temperature range of $T_A = -40^{\circ}\text{C}$ to $T_J = +125^{\circ}\text{C}$, $\text{DRVDD} = 3.3\text{ V}$, $\text{AVDD3} = 3.3\text{ V}$, $\text{AVDD18} = 1.8\text{ V}$, and $\text{DVDD18} = 1.8\text{ V}$, unless otherwise noted. Typical values are at $T_{\text{NOM}} = +25^{\circ}\text{C}$.

PARAMETER		MIN	TYP	MAX	UNIT	
DIGITAL INPUTS (STBY, RESET, SCLK, CLKIN, SDATA, SEN, TRIG) ⁽¹⁾						
V _{IH}	High-level input voltage	1.4			V	
V _{IL}	Low-level input voltage	0.4			V	
I _{IH}	High-level input current	10			μA	
I _{IL}	Low-level input current	10			μA	
C _I	Input capacitance	4			pF	
V _{IL_CLKINP}	Input clock CMOS single-ended (V _{CLKINP}), V _{CLKINM} connected to AVSS	0.25 × AVDD18			V	
V _{IH_CLKINP}		0.75 × AVDD18			V	
DIGITAL OUTPUTS						
V _{OH}	High-level output voltage	DRVDD – 0.2	DRVDD		V	
V _{OL}	Low-level output voltage	0			0.2	V

- (1) The SEN pin has an internal $150\text{-k}\Omega$ pull-up resistor. The STBY, RESET, SCLK, SDATA, and TRIG pins have an internal $150\text{-k}\Omega$ pull-down resistor.

5.7 Timing Requirements: Output Interface

Minimum and maximum values are across the full temperature range of $T_A = -40^{\circ}\text{C}$ to $T_J = +125^{\circ}\text{C}$, $\text{DRVDD} = 3.3\text{ V}$, $\text{AVDD3} = 3.3\text{ V}$, $\text{AVDD18} = 1.8\text{ V}$, $\text{DVDD18} = 1.8\text{ V}$, -1-dBFS analog input ac-coupled with $0.1\text{ }\mu\text{F}$, $\text{AFE_CLK} = 25\text{ MHz}$, LNA gain = 15 dB , PGA gain = 0 dB , default mode, and differential input clock with 50% duty cycle, unless otherwise noted. Typical values are at $T_{\text{NOM}} = +25^{\circ}\text{C}$.

		MIN	NOM	MAX	UNIT
t_{ADLY}	Aperture delay between the rising edge of the input sampling clock and the actual time at which the sampling occurs		3		ns
Wake-up time	Time to valid data after coming out of STANDBY mode		500		μs
	Time to valid data after coming out of GLOBAL_PDN mode		2		ms
	Time to valid data after stopping and restarting the input clock		500		μs
t_{LAT}	ADC latency (default, after reset)		10.5		$t_{\text{AFE_CLK}}$ cycles
t_{SU}	Data setup time	Data valid ⁽¹⁾ to 50% of DCLK rising edge, $\text{DRVDD} = 3.3\text{ V}$, load = 5 pF , 4x serialization, STR_CTRL_CLK and STR_CTRL_CLK_DATA = 0		4.1	ns
		Data valid ⁽¹⁾ to 50% of DCLK rising edge, $\text{DRVDD} = 1.8\text{ V}$, load = 5 pF , 4x serialization, STR_CTRL_CLK and STR_CTRL_CLK_DATA = 5		3.7	ns
t_{HO}	Data hold time	50% of DCLK rising edge to data becoming invalid ⁽¹⁾ , $\text{DRVDD} = 3.3\text{ V}$, load = 5 pF , 4x serialization, STR_CTRL_CLK and STR_CTRL_CLK_DATA = 0		2.8	ns
		50% of DCLK rising edge to data becoming invalid ⁽¹⁾ , $\text{DRVDD} = 1.8\text{ V}$, load = 5 pF , 4x serialization, STR_CTRL_CLK and STR_CTRL_CLK_DATA = 5		2.7	ns
$t_{\text{R}}, t_{\text{F}}$	CMOS output data and clock rise and fall time	$\text{DRVDD} = 3.3\text{ V}$, load = 5 pF , 10% to 90%, STR_CTRL_CLK and STR_CTRL_CLK_DATA = 0		1.2	ns
		$\text{DRVDD} = 1.8\text{ V}$, load = 5 pF , 10% to 90%, STR_CTRL_CLK and STR_CTRL_CLK_DATA = 5		1.1	ns
t_{OUT}	Delay from CLKIN rising edge to DCLK rising edge, zero-crossing of input clock to 50% of DCLK rising edge, $\text{DRVDD} = 3.3\text{ V}$, load = 5 pF , 4x serialization, STR_CTRL_CLK and STR_CTRL_CLK_DATA = 0	6.7		9.5	ns
$t_{\text{S_TRIG}}$	TRIG setup time, TRIG pulse duration $\geq t_{\text{AFE_CLK}}$	4			ns
$t_{\text{H_TRIG}}$	TRIG hold time, TRIG pulse duration $\geq t_{\text{AFE_CLK}}$	3			ns

(1) Data valid refers to a logic high of $0.7 \times \text{DRVDD}$ and a logic low of $0.3 \times \text{DRVDD}$.

5.8 Timing Requirements: RESET


Typical values are at $T_A = +25^{\circ}\text{C}$. Minimum and maximum specifications are across the full temperature range of $T_A = -40^{\circ}\text{C}$ to $T_J = +125^{\circ}\text{C}$, $\text{DRVDD} = 3.3\text{ V}$, $\text{AVDD3} = 3.3\text{ V}$, $\text{AVDD18} = 1.8\text{ V}$, and $\text{DVDD18} = 1.8\text{ V}$, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_1	Power-on to reset delay	Delay from power-up of AVDD18 and DVDD18 to RESET pulse active		1	ms
t_2	Reset pulse duration	Pulse duration of active RESET signal		40	ns
t_3	Register write delay	Delay from RESET disable to SEN active		100	ns

5.9 Timing Requirements: Serial Interface Operation

Minimum specifications are across the full temperature range of $T_A = -40^{\circ}\text{C}$ to $T_J = +125^{\circ}\text{C}$, $\text{DRVDD} = 3.3\text{ V}$, $\text{AVDD3} = 3.3\text{ V}$, $\text{AVDD18} = 1.8\text{ V}$, and $\text{DVDD18} = 1.8\text{ V}$, C_{LOAD} on $\text{SDOUT} = 5\text{ pF}$, unless otherwise noted.

PARAMETER		MIN	TYP	MAX	UNIT
t_1	SCLK period	50			ns
t_2	SCLK high time	20			ns
t_3	SCLK low time	20			ns
t_4	Data setup time	5			ns
t_5	Data hold time	5			ns
t_6	SEN falling to SCLK rising	8			ns
t_7	Time between last SCLK rising edge to SEN rising edge	8			ns
t_8	Delay from SCLK falling edge to SDOUT valid	7	11	15	ns



A. $t_{\text{CLK}} = 1 / f_{\text{CLKIN}}$

图 5-1. Output Interface Timing Diagram

A high pulse on the RESET pin is required for register initialization through the reset pin. 图 5-2 shows the timing requirement for reset after power-up.




图 5-2. Reset Timing




図 5-3. Serial Interface Register Write Timing Diagram




図 5-4. Serial Interface Register Readout Timing Diagram

5.10 Typical Characteristics

Typical values are at $T_A = +25^\circ\text{C}$, $AVDD18 = DVDD18 = 1.8\text{ V}$, $AVDD3 = DRVDD = 3.3\text{ V}$, -1 dBFS analog input ac-coupled with a $0.1\text{-}\mu\text{F}$ capacitor, $AFE_CLK = 25\text{ MHz}$, LNA gain = 15 dB , PGA gain = 0 dB , default mode, antialiasing filter corner frequency = 8 MHz , and differential input sine wave clock with 50% duty cycle, unless otherwise noted.




FIG 5-5. FFT for 3-MHz, -1 dBFS Input Signal, 0 dB PGA Gain (Sample Rate = 25 MSPS)




FIG 5-6. FFT for 3-MHz, -1 dBFS Input Signal, 30 dB PGA Gain (Sample Rate = 25 MSPS)




FIG 5-7. FFT with Two-Tone Signal




FIG 5-8. Spurious-Free Dynamic Range vs Input Signal Frequency




FIG 5-9. Signal-to-Noise Ratio vs Input Signal Frequency (PGA Gain = 0 dB)




FIG 5-10. Signal-to-Noise Ratio vs Input Signal Frequency (PGA Gain = 30 dB)




図 5-11. Signal-to-Noise Ratio vs PGA Gain




図 5-12. Spurious-Free Dynamic Range vs PGA Gain




図 5-13. Signal-to-Noise Ratio, Spurious-Free Dynamic Range vs Input Signal Amplitude (PGA Gain = 0 dB)




図 5-14. Signal-to-Noise Ratio, Spurious-Free Dynamic Range vs Input Signal Amplitude (PGA Gain = 30 dB)




図 5-15. Signal-to-Noise Ratio vs Input Clock Amplitude (PGA Gain = 0 dB)




図 5-16. Spurious-Free Dynamic Range vs Input Clock Amplitude (PGA Gain = 0 dB)




図 5-17. Signal-to-Noise Ratio vs Input Clock Duty Cycle (PGA Gain = 0 dB)




図 5-18. Spurious-Free Dynamic Range vs Input Clock Amplitude (PGA Gain = 0 dB)




図 5-19. Signal-to-Noise Ratio vs Sampling Frequency (PGA Gain = 0 dB)




図 5-20. Signal-to-Noise Ratio vs Sampling Frequency (PGA Gain = 30 dB)




図 5-21. Spurious-Free Dynamic Range vs Sampling Frequency (PGA Gain = 0 dB)




図 5-22. Spurious-Free Dynamic Range vs Sampling Frequency (PGA Gain = 30 dB)




図 5-23. Signal-to-Noise Ratio vs LNA Gain (PGA Gain = 30 dB)




図 5-24. Spurious-Free Dynamic Range vs LNA Gain (PGA Gain = 30 dB)




図 5-25. Input-Referred Noise vs LNA Gain (PGA Gain = 30 dB)




図 5-26. Input-Referred Noise vs PGA Gain




図 5-27. Output-Referred Noise vs PGA Gain




図 5-28. Gain Error Histogram for PGA Gain = 30 dB




図 5-29. Gain Matching Histogram (Maximum Gain Difference Among the Four Channels within a Device)




図 5-30. Channel Offset vs PGA Gain for Two Typical Devices




図 5-31. Offset Error Histogram at PGA Gain = 30 dB




図 5-32. Antialias Filter Response vs FILTER_BW Settings (PGA Gain = 0 dB)




図 5-33. Antialias Filter Response vs FILTER_BW Settings (PGA Gain = 30 dB)




図 5-34. Antialias Filter Response vs AVDD18 (PGA Gain = 0 dB, FILTER_BW = 8 MHz)




図 5-35. Antialias Filter Response for Equalizer Modes (PGA Gain = 0 dB)




図 5-36. Antialias Filter Response for Equalizer Modes (PGA Gain = 30 dB)




図 5-37. FFT for AUX Channel (3-MHz, -1-dBFS Input Signal, Sample Rate = 25 MSPS)




図 5-38. Decimate-by-2 Filter Response (Sampling Frequency = 50 MHz)




図 5-39. Decimate-by-4 Filter Response (Sampling Frequency = 12.5 MHz)




図 5-40. AVDD18 Supply Current vs Sampling Frequency




Figure 5-41. DVDD18 Supply Current vs Sampling Frequency




Figure 5-42. AVDD3 Supply Current vs Sampling Frequency




Figure 5-43. DRVDD Supply Current vs Sampling Frequency (15-pF Load with Toggle Test Mode)




Figure 5-44. AFE Core Power, Channel Excluding DRVDD

6 Parameter Measurement Information

6.1 Timing Requirements: Across Output Serialization Modes

表 6-1 and 表 6-2 provide details for the 4x serialization timing requirements for DRVDD = 3.3 V and DRVDD = 1.8 V, respectively. 表 6-3 and 表 6-4 provide details for the 3x serialization timing requirements for DRVDD = 3.3 V and DRVDD = 1.8 V, respectively. 表 6-5 provides the details for the 2x and 1x serialization timing requirements for DRVDD = 1.8 V to 3.3 V.

表 6-1. Timing Requirements: 4x Serialization (DRVDD = 3.3 V)

INPUT CLOCK FREQUENCY (MHz)	OUTPUT CLOCK (DCLK) FREQUENCY (MHz)	TEST CONDITIONS	SETUP TIME (ns) t_{su}			HOLD TIME (ns) t_{ho}			t_{out} (ns)		
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX
12.5	50	$C_{LOAD} = 5 \text{ pF}$, STR_CTRL_CLK, STR_CTRL_DATA = 0	9.1			7.9			6.7		9.5
15	60	$C_{LOAD} = 5 \text{ pF}$, STR_CTRL_CLK, STR_CTRL_DATA = 0	7.1			6.1			6.7		9.5
20	80	$C_{LOAD} = 5 \text{ pF}$, STR_CTRL_CLK, STR_CTRL_DATA = 0	5.3			4.1			6.7		9.5
25	100	$C_{LOAD} = 5 \text{ pF}$, STR_CTRL_CLK, STR_CTRL_DATA = 0	4.1			2.8			6.7		9.5
25	100	$C_{LOAD} = 15 \text{ pF}$, STR_CTRL_CLK, STR_CTRL_DATA = 6	3.5			2.6			6.4		9.0

表 6-2. Timing Requirements: 4x Serialization (DRVDD = 1.8 V)

INPUT CLOCK FREQUENCY (MHz)	OUTPUT CLOCK (DCLK) FREQUENCY (MHz)	TEST CONDITIONS	SETUP TIME (ns) t_{su}			HOLD TIME (ns) t_{ho}			t_{out} (ns)		
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX
12.5	50	$C_{LOAD} = 5 \text{ pF}$, STR_CTRL_CLK and STR_CTRL_DATA = 5	9.2			7.9			5.6		10.6
15	60	$C_{LOAD} = 5 \text{ pF}$, STR_CTRL_CLK and STR_CTRL_DATA = 5	7.2			6.1			5.6		10.6
20	80	$C_{LOAD} = 5 \text{ pF}$, STR_CTRL_CLK and STR_CTRL_DATA = 5	5.3			3.9			5.6		10.6
25	100	$C_{LOAD} = 5 \text{ pF}$, STR_CTRL_CLK and STR_CTRL_DATA = 5	3.7			2.7			5.6		10.6
25	100	$C_{LOAD} = 15 \text{ pF}$, STR_CTRL_CLK and STR_CTRL_DATA = 14	2.6			2.7			5.3		10.0

表 6-3. Timing Requirements: 3x Serialization (DRVDD = 3.3 V)

INPUT CLOCK FREQUENCY (MHz)	OUTPUT CLOCK (DCLK) FREQUENCY (MHz)	TEST CONDITIONS	SETUP TIME (ns) t_{su}			HOLD TIME (ns) t_{ho}			t_{out} (ns)		
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX
12.5	37.5	$C_{LOAD} = 5 \text{ pF}$, STR_CTRL_CLK, STR_CTRL_DATA = 0	12.4			11.8			20.1		23.2
15	45	$C_{LOAD} = 5 \text{ pF}$, STR_CTRL_CLK, STR_CTRL_DATA = 0	9.9			9.1			17.4		20.4
20	60	$C_{LOAD} = 5 \text{ pF}$, STR_CTRL_CLK, STR_CTRL_DATA = 0	7.2			6.3			15.1		18.0
25	75	$C_{LOAD} = 5 \text{ pF}$, STR_CTRL_CLK, STR_CTRL_DATA = 0	5.7			4.1			13.4		16.0
25	75	$C_{LOAD} = 15 \text{ pF}$, STR_CTRL_CLK and STR_CTRL_DATA = 6	5.1			3.8			12.8		15.3

表 6-4. Timing Requirements: 3x Serialization (DRVDD = 1.8 V)

INPUT CLOCK FREQUENCY (MHz)	OUTPUT CLOCK (DCLK) FREQUENCY (MHz)	TEST CONDITIONS	SETUP TIME (ns) t_{SU}			HOLD TIME (ns) t_{HO}			t_{OUT} (ns)		
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX
12.5	37.5	$C_{LOAD} = 5\text{ pF}$, STR_CTRL_CLK and STR_CTRL_DATA = 5	12.5			11.9			19.2		23.6
15	45	$C_{LOAD} = 5\text{ pF}$, STR_CTRL_CLK and STR_CTRL_DATA = 5	10.0			9.3			16.6		20.1
20	60	$C_{LOAD} = 5\text{ pF}$, STR_CTRL_CLK and STR_CTRL_DATA = 5	7.3			6.4			14.0		18.4
25	75	$C_{LOAD} = 5\text{ pF}$, STR_CTRL_CLK and STR_CTRL_DATA = 5	5.7			4.7			12.4		16.7
25	75	$C_{LOAD} = 15\text{ pF}$, STR_CTRL_CLK and STR_CTRL_DATA = 14	4.7			4			12.1		16.4

表 6-5. Timing Requirements: 2x and 1x Serialization (DRVDD = 1.8 V to 3.3 V)

INPUT CLOCK FREQUENCY (MHz)	OUTPUT CLOCK (DCLK) FREQUENCY (MHz)	TEST CONDITIONS	SETUP TIME (ns) t_{SU}			HOLD TIME (ns) t_{HO}			t_{OUT} (ns)		
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX
25	50	2x Serialization mode: $C_{LOAD} = 5\text{ pF}$. For DRVDD = 1.8 V, STR_CTRL_CLK and STR_CTRL_DATA = 5. For DRVDD = 3.3 V, STR_CTRL_CLK and STR_CTRL_DATA = 0.	7.3			8.0			5.5		10.5
25	25	1x Serialization mode: $C_{LOAD} = 5\text{ pF}$. For DRVDD = 1.8 V, STR_CTRL_CLK and STR_CTRL_DATA = 5. For DRVDD = 3.3 V, STR_CTRL_CLK and STR_CTRL_DATA = 0.	18.5			17.5			25.2		30.1

7 Detailed Description


7.1 Overview

The AFE5401-EP is a very low-power, CMOS, monolithic, quad-channel, analog front-end (AFE). The signal path of each channel consists of a differential low-noise amplifier (LNA) followed by a differential programmable gain amplifier (PGA) in series with a differential antialias filter. The antialiasing filter output is sampled by a 12-bit, pipeline, analog-to-digital converter (ADC) based on a switched-capacitor architecture. Each ADC can also be differentially driven from IN_{1P}_AUX, IN_{1M}_AUX through an on-chip buffer (thus bypassing the LNA, PGA, and antialiasing filter).

Each block in the channel operates with a maximum 2- V_{PP} output swing. Each PGA has a programmable gain range from 0 dB to 30 dB, with a resolution of 3 dB.

After the input signals are captured by the sampling circuit, the samples are sequentially converted by a series of low-resolution stages inside the pipeline ADC at the clock rising edge. The outputs of these stages are combined in a digital logic block to form the final 12-bit word with a latency of 10.5 t_{AFE_CLK} clock cycles. The 12-bit words of all active channels are multiplexed and output as parallel CMOS levels. In addition to the data streams, a CMOS clock (DCLK) is also output. This clock must be used by the digital receiver [such as a digital signal processor (DSP)] to latch the AFE output parallel CMOS data.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Low-Noise Amplifier (LNA)

The analog input signal is buffered and amplified by an on-chip LNA. LNA gain is programmable with the LNA_GAIN register, as shown in 表 7-1.

表 7-1. LNA_GAIN Register

LNA_GAIN	DESCRIPTION (dB)	LNA_GAIN_Linear
0	15	5.5
1	18	8
2	12	4
3	16.5	6.5

The LNA output is internally limited to 2 V_{PP}. Thus, the maximum-supported input peak-to-peak swing is set by 2 V / LNA_GAIN_Linear.

Input-referred noise in default mode is 2.9 nV/ $\sqrt{\text{Hz}}$ at 30-dB PGA gain and 15-dB LNA gain. Input-referred noise can be further improved to 2.5 nV/ $\sqrt{\text{Hz}}$ by enabling the HIGH_POW_LNA register bit. However, this noise reduction results in increased power dissipation.

7.3.2 Programmable Gain Amplifier (PGA)

The PGA amplifies the analog input signal by a programmable gain. Gain can be programmed using the PGA_GAIN register, common to all channels, in 3-dB steps with a gain range of 30 dB. In default mode, PGA gain ranges from 0 dB to 30 dB. In equalizer mode, PGA gain ranges from 15 dB to 45 dB. PGA_GAIN register settings are listed in 表 7-2. 図 7-1 shows the typical SNR values across PGA gain.

表 7-2. PGA_GAIN Register Settings

PGA_GAIN Settings	PGA GAIN IN DEFAULT MODE (dB)	PGA GAIN IN EQUALIZER MODE (dB)
0 (0 dB)	0.0	15.0
1 (3 dB)	2.9	17.9
2 (6 dB)	6.0	21.0
3 (9 dB)	8.8	23.8
4 (12 dB)	11.9	26.9
5 (15 dB)	14.8	29.8
6 (18 dB)	17.9	32.9
7 (21 dB)	20.8	35.8
8 (24 dB)	23.9	38.9
9 (27 dB)	26.8	41.8
10 (30 dB)	29.9	44.9




図 7-1. SNR Across PGA Gain

7.3.3 Antialiasing Filter

The device introduces a third-order, elliptic, active, antialias, low-pass filter (LPF) in the analog signal path. The filter –3-dB corner frequency can be configured using the FILTER_BW register, as shown in 表 7-3. The corresponding frequency response plots are shown in 図 7-2 and 図 7-3.

表 7-3. FILTER_BW Register

FILTER_BW	CORNER FREQUENCY (MHz)
0	8
1	7
2	10.5
3	12




図 7-2. Filter Response Across Modes (PGA Gain = 0 dB)




図 7-3. Filter Response Across Modes (PGA Gain = 30 dB)

7.3.4 Analog-to-Digital Converter (ADC)

The filtered analog input signal is sampled and converted into a digital equivalent code using a high-speed, low-power, 12-bit, pipeline ADC. The digital output of the device has a latency of 10.5 $t_{\text{AFE_CLK}}$ cycles because of the pipeline nature of the ADC. The digitized output of the device is in binary twos complement (BTC) format. The output format can be changed to offset binary format with the OFF_BIN_DATA_FMT register bit.

7.3.5 Digital Gain

The ADC output can be incremented digitally using a digital gain block. Digital gain is common for all channels and can be configured by enabling MULT_EN and applying the desired DIG_GAIN. Channel gain is given by 式 1:

$$\frac{V_{OUT}}{V_{IN}} = \frac{(DIG_GAIN + 32)}{32} \quad (1)$$

where:

- (DIG_GAIN + 32) is the mod 128 number.

図 7-4 shows the typical digital gain curve for different DIG_GAIN values.




図 7-4. Digital Gain Graph

7.3.6 Input Clock Divider

The device clock input is passed through a clock divider block that can divide the input clock by a factor of 1, 2, 3, or 4. This divided clock (AFE_CLK) is used for simultaneously sampling the four ADC inputs. In default mode, a division factor of 1 is used where the AFE_CLK frequency is the same as the input clock frequency. The clock divider block can be enabled using the DIV_EN register bit and, when enabling this bit, the AFE_CLK frequency is automatically determined by the serialization factor set by the CH_OUT_DIS register bits (表 7-7). The division factor can also be manually specified by enabling the DIV_FRC and DIV_REG register bits. Care must be taken to ensure that the input clock frequency is within the recommended operating range specified in the セクション 5.3.

After device reset, the divider is reset at the first pulse applied on the TRIG pin. This configuration is especially useful when using multiple devices in the system, where the sampling instants of all ADCs in the system must be synchronized. 図 7-5 illustrates the TRIG timing diagram and the various divided-down AFE_CLK signals. 図 7-6 provides the TRIG input setup and hold time with respect to the device clock input. Bit settings for the DIV_EN register, DIV_FRC register, and DIV_REG register are provided in 表 7-4, 表 7-5, and 表 7-6, respectively.




図 7-5. Input Clock Divider




図 7-6. TRIG CLKIN Setup and Hold

表 7-4. DIV_EN Register

DIV_EN	DESCRIPTION
0	Divider disabled and bypassed
1	Divider enabled

表 7-5. DIV_FRC Register

DIV_FRC	DESCRIPTION
0	Input divider ratio = serialization factor ⁽¹⁾ (automatically set)
1	Input divider ratio = DIV_REG (manually set)

(1) The divider ratio is automatically calculated to the serialization factor value based on the CH_OUT_DIS[1:4] register bits; see 表 7-7.

表 7-6. DIV_REG Register

DIV_REG	DESCRIPTION
0	Divider disabled and bypassed
1	Divide-by-2
2	Divide-by-3
3	Divide-by-4

7.3.7 Data Output Serialization

The input signals are digitized by the dedicated channel ADCs. Digitized signals are multiplexed and output on D[11:0] as parallel data.

The output data rate and the DCLK speed are automatically calculated based on the CH_OUT_DIS[1:4] bits. The number of zeroes in these four bits is equal to the serialization factor for the output data. When the register bit is set to 1, the output for the respective channel is disabled. The channels are arranged in ascending order, with the lowest active channel output first and the highest active channel output last. CH_OUT_DIS[1:4] controls only the output serialization and does not power-down individual channels. 表 7-7 lists the register values with the respective serialization factors and output sequence.

表 7-7. CH_OUT_DIS Register

CH_OUT_DIS[1]	CH_OUT_DIS[2]	CH_OUT_DIS[3]	CH_OUT_DIS[4]	SERIALIZATION FACTOR	OUTPUT
0	0	0	0	4	CH1 → CH2 → CH3 → CH4
1	0	0	0	3	CH2 → CH3 → CH4
0	1	0	0	3	CH1 → CH3 → CH4
1	1	0	0	2	CH3 → CH4
0	0	1	0	3	CH1 → CH2 → CH4
1	0	1	0	2	CH2 → CH4
0	1	1	0	2	CH1 → CH4
1	1	1	0	1	CH4
0	0	0	1	3	CH1 → CH2 → CH3
1	0	0	1	2	CH2 → CH3
0	1	0	1	2	CH1 → CH3
1	1	0	1	1	CH3
0	0	1	1	2	CH1 → CH2
1	0	1	1	1	CH2
0	1	1	1	1	CH1
1	1	1	1	1	Not supported

7.3.8 Setting the Input Common-Mode Voltage for the Analog Inputs

7.3.8.1 Main Channels

The device analog input consists of a differential LNA. The common-mode for the LNA inputs is internally set using two internal, programmable, single-ended resistors, as shown in 図 7-7.




図 7-7. Common-Mode Biasing of LNA Input Pins

These resistors can be programmed to a higher value using the TERM_INT_20K_LNA register setting as described in 表 7-8.

表 7-8. Internal Termination Register Setting (LNA)

TERM_INT_20K_LNA	DESCRIPTION
0	$R_{INT_TERM_LNA} = 1\text{ k}\Omega$
1	$R_{INT_TERM_LNA} = 10\text{ k}\Omega$

Hence, for proper operation, the input signal must be ac-coupled. Note that external input ac-coupling capacitors form a high-pass filter (HPF) with $R_{INT_TERM_LNA}$. Therefore, the capacitor values should allow the lowest frequency of interest to pass with minimum attenuation. For typical frequencies greater than 1 MHz, a value of 50 nF or greater is recommended. The maximum input swing is limited by the LNA gain setting. LNA output swing is limited to 2 V_{PP} before the output becomes saturated or distorted.


Single ended mode of operation is also possible by connecting non-driven input pin to ground through a capacitor of 100 nF. However, this will result in reduced linearity.

7.3.8.2 Auxiliary Channel

The auxiliary analog inputs (IN_IP_AUX, IN_IM_AUX) can be enabled instead of the IN_IP, IN_IM inputs using the AUX_CH_I_EN bits (表 7-9). The auxiliary analog input signal path consists of an input unity-gain buffer followed by an ADC. The LNA, PGA, equalizer, and antialiasing filter are bypassed and powered down in this mode. 図 7-8 shows the internal block diagram for auxiliary channel mode. When this mode is enabled, the maximum input swing is limited to 2 V_{PP} before the input becomes saturated or distorted.

表 7-9. AUX_CH_I_EN Register

AUX_CH _I _EN	DESCRIPTION
0	IN _I P, IN _I M active, analog
1	IN _I P_AUX, IN _I M_AUX



Dashed area denotes one of four channels.

図 7-8. Common-Mode Biasing of Auxiliary Channel Input Pins

The dc common-mode on the IN_IP_AUX, IN_IM_AUX pins are internally biased to the optimum voltage (referred to as VCM).

The dc common-mode biasing is set with two internal, programmable, single-ended resistors (RINT_{TERM_AUX}). These resistors can be programmed to a higher value using the TERM_INT_20K_AUX register setting as described in 表 7-10.

表 7-10. Internal Termination Register Setting (AUX)

TERM_INT_20K_AUX	DESCRIPTION
0	RINT _{TERM_AUX} = 1 kΩ
1	RINT _{TERM_AUX} = 10 kΩ

The auxiliary inputs can also be ac-coupled as a result of the internal common-mode setting. The external input ac-coupling capacitors form a high-pass filter with RINT_{TERM_AUX}. Therefore, the capacitor values should allow the lowest frequency of interest to pass with minimum attenuation.

For typical frequencies greater than 1 MHz, a value of 50 nF or greater is recommended. For instances where the input signal cannot be ac-coupled because of system requirements, it is recommended to use the VCM output to set the dc common-mode of the input signal. The driving capability of VCM is limited. A 100-nF capacitor should be connected on each VCM input to AVSS.

7.4 Device Functional Modes

7.4.1 Equalizer Mode

In some applications, the input signal power linearly decreases with signal frequency. Such types of input spectrum can be equalized using a first-order signal equalizer. The device can be configured in two different equalizer modes: EQ_EN and EQ_EN_LOW_FC. 表 7-11 lists the register settings for these modes.

- EQ_EN mode: In this mode, a high-pass filter (HPF) is added to the analog signal path between the LNA output and PGA input.
- EQ_EN_LOW_FC mode: In this mode, attenuation from the HPF is limited to unity in the pass-band frequency range.

表 7-11. EQ_EN and EQ_EN_LOW_FC Registers

EQ_EN	EQ_EN_LOW_FC	DESCRIPTION
0	0	Default mode
0	1	Default mode
1	0	Equalizer enabled
1	1	Equalizer with low-corner frequency enabled

The HPF and LPF cutoff frequencies (of the antialiasing filter) are the same as per the FILTER_BW setting. In this mode, overall channel gain increases by an additional fixed gain of 15 dB from the HPF block. Typical frequency response plots showing different equalizer modes along with the default mode are shown in 図 7-9 and 図 7-10.




図 7-9. Filter Response (PGA Gain = 0 dB)




図 7-10. Filter Response (PGA Gain = 30 dB)

7.4.2 Data Output Mode

The functionality of DSYNC1, DSYNC2, DCLK, and D[11:0] are controlled by selecting the data output mode. The functionality of the DSYNC1, DSYNC2, DCLK, and D[11:0] output pins for 4x serialization modes are shown in 図 7-11 and 図 7-12. Any event on the TRIG pin triggers the DSYNC1 and DSYNC2 signals. The DSYNC1 period is determined by the COMP_DSYNC1 register value and the DSYNC2 period is determined by the SAMPLE_COUNT register value. When OUT_MODE_EN = 0, data output is continuous. When OUT_MODE_EN = 1, data is active only during the sample phase. Output pins are configured using the registers described in 表 7-12 through 表 7-16.




図 7-11. Data Output Timing Diagram (4x Serialization)




図 7-12. Data Output Timing Diagram (4x Serialization, Input Divider Enabled)

表 7-12. Register Functions

REGISTER	FUNCTION
DELAY_COUNT[23:0]	From a TRIG event, the sample phase is delayed for a DELAY_COUNT number of t_{AFE_CLK} cycles
SAMPLE_COUNT[23:0]	From the end of DELAY_PHASE, the sample phase duration is the SAMPLE_COUNT number of t_{AFE_CLK} cycles
COMP_DSINC1[15:0]	DSYNC1 period in number of t_{AFE_CLK} cycles

表 7-13. DSYNC1_START_LOW Register

DSYNC1_START_LOW	DESCRIPTION
0	DSYNC1 is high at the sample phase start
1	DSYNC1 is low at the sample phase start

表 7-14. OUT_MODE_EN Register

OUT_MODE_EN	DESCRIPTION
0	Data always active
1	Data active in sample phase

表 7-15. DSYNC_EN Register

DSYNC_EN	DESCRIPTION
0	Disable DSYNC generation
1	Enable DSYNC generation

表 7-16. OUT_BLANK_HIZ Register

OUT_BLANK_HIZ	DESCRIPTION
0	D[11:0] is low during inactive phase
1	D[11:0] is high impedance during inactive phase

注

The signal processing blocks in the device are always active and are not controlled by output mode configuration settings.

The functionality of the DSYNC1, DSYNC2, DCLK, and D[11:0] output pins with the input divider enabled for 3x serializations is shown in [図 7-13](#).




図 7-13. Data Output Timing (3x Serialization, Input Divider Enabled)

The TRIG to DSYNC2 latency is given by [表 7-17](#).

表 7-17. TRIG to DSYNC2 Latency across Serialization Modes for AFE_CLK = 25 MHz

Serialization Modes	T _{TRIG_DSYNC2_LAT} ⁽¹⁾	Units
4x	230	ns
3x	230	ns
2x	240	ns
1x	250	ns

(1) The TRIG_DSYNC2_LAT delay can vary by ± 8 ns.

7.4.2.1 Header

Each channel has an associated 12-bit header register. These registers can be written by an SPI write. The content of this register can be read out on the CMOS data output (D[11:0]) by configuring the HEADER_MODE register, as shown in [表 7-18](#).

表 7-18. HEADER_MODE Register

HEADER_MODE	DESCRIPTION
0	ADC data at output
1	Header data at output
2	[Temperature data, diagnostic data, mean, noise, (-1), (-1), (-1), (-1)]. This data sequence is repeated.
3	Header data, temperature data, diagnostic data, mean, noise, ADC data

In HEADER_MODE = 3, the header mode data output is shown in 図 7-14.

In this mode, header data is transmitted with a latency with respect to the TRIG input. This latency is given by 式 2:

$$\text{TRIG to Header Latency (T}_{\text{TRIG_HEADER_LAT}}) = t_{\text{AFE_CLK}} + T_{\text{TRIG_DSYNC2_LAT}} \quad (2)$$




図 7-14. Header Mode Data Output (HEADER_MODE = 3)

7.4.2.2 Test Pattern Mode

In order to check the interface between the AFE and the receiver system, a test pattern can be directly programmed on the CMOS output. As shown in 表 7-19, different test patterns can be selected by setting the TST_PAT_MODE register.

表 7-19. TST_PAT_MODE Register ⁽¹⁾

TST_PAT_MODE	DESCRIPTION
0	Normal ADC output data
1	SYNC pattern (D[11:0] = 111111000000)
2	Deskew pattern (D[11:0] = 010101010101)
3	Custom pattern as per CUSTOM_PATTERN[11:0] register bits
4	All 1s
5	Toggle data (output toggles between all 0s and all 1s)
6	All 0s
7	Full-scale ramp data

- (1) In decimate-by-2 mode, alternate samples are dropped and thus output data D0 does not toggle for full-scale ramp data and output data D[11:0] does not toggle for toggle data.
Similarly, in decimate-by-4 mode, three samples are dropped and thus output data D0 and D1 do not toggle for full-scale ramp data and output data D[11:0] does not toggle for toggle data.

7.4.3 Parity

Parity for each output sample of an active channel can be read on the D_GPO[1:0] pins by configuring these pins with the DGPO1_MODE, DGPO0_MODE register, as shown in 表 7-20. Parity generation can be enabled using the D_GPO_EN bit, as shown in 表 7-21. The type of parity generation can be configured to odd or even based on the PARITY_ODD bit, as shown in 表 7-22.

表 7-20. DGPO0_MODE, DGPO1_MODE Register

DGPO0_MODE, DGPO1_MODE	DESCRIPTION
0	Low
1	Parity
2	Overload
3	D[11]

表 7-21. D_GPO_EN Register

D_GPO_EN	DESCRIPTION
0	D_GPO[x] pins are disabled
1	D_GPO[x] pins are enabled

表 7-22. PARITY_ODD Register

PARITY_ODD	DESCRIPTION
0	Even
1	Odd

7.4.4 Standby, Power-Down Mode

The device can be put into standby mode with the STDBY register bit. In this mode, all blocks except the ADC reference blocks are powered down. In GLOBAL_PDN mode, all blocks including the ADC reference blocks are powered down. However, in both modes, the serial interface is active.

7.4.5 Digital Filtering to Improve Stop-Band Attenuation

The device introduces a standard 11-tap, symmetric finite impulse response (FIR) digital filter for additional stop-band attenuation in decimate-by-2 and decimate-by-4 modes. In both modes, the FIR digital filter coefficients (C1 to C6) must be configured to obtain the desired filter characteristics. However, set 1 coefficients are loaded by default at device reset.

In this mode, device power consumption increases and the DSYNC period scales according to the decimation mode (the DSYNC period increases by 2x in decimate-by-2 mode and 4x in decimate-by-4 mode when compared to normal mode). Maximum AFE_CLK frequency supported in the decimation modes is 50 MHz.

7.4.5.1 Decimate-by-2 Mode

In this mode, the DECIMATE_2_EN and FILT_EN register bits must be set, and the filter coefficients should be configured. [Figure 7-15](#) shows typical filter response in decimate-by-2 mode for the filter coefficient of set 1 (default). Note that the output data rate is reduced by a factor of 2 as compared to default mode for the given clock input frequency.





Figure 7-15. Decimate-by-2 Filter Response ($f_s = 50$ MHz)

7.4.5.2 Decimate-by-4 Mode

In this mode, the DECIMATE_2_EN, DECIMATE_4_EN, and FILT_EN register bits must be set, and the filter coefficients should be configured. [Figure 7-16](#) shows a typical filter response in decimate-by-4 mode for the filter coefficient of set 1 (default) and set 2. Note that the output data rate is reduced by a factor of 4 as compared to default mode for the given clock input frequency.



A. Set 1: C1 = 5, C2 = 2, C3 = -13, C4 = -2, C5 = 38, and C6 = 66. Set 2: C1 = -5, C2 = -2, C3 = 7, C4 = 19, C5 = 30, and C6 = 34.

Figure 7-16. Decimate-by-4 Filter Response ($f_s = 12.5$ MHz) #none#

7.4.6 Diagnostic Mode

The device offers various diagnostic modes to check proper device operation at a system level. These modes can be enabled using the SPI and the outputs of these modes are stored in diagnostic read-only registers.

- Internal reference status check: In this mode, the on-chip band-gap voltage, ADC reference, and clock generation are verified for functionality. Reading a 0 on these bits indicates that these blocks are functioning properly. The DIAG_MODE_EN register bit must be set to 1. The DIG_REG register bits for this mode are:
 - DIG_REG[0] for ADC references,
 - DIG_REG[1] for band gap, and
 - DIG_REG[2] for clock generation.

2. DC input force: In this mode, a dc voltage can be internally forced at the LNA input to test the entire signal chain. During this test, the device analog inputs should be left floating. This mode can be asserted by setting the DC_INP_EN bit to 1 and programming the DC_INP_PROG[0:2] bits. In this mode, the equalizer is disabled internally.
3. Variance (noise) and mean measurement: Variance and mean of the ADC output can be analyzed using the on-chip STAT module. The STAT_EN, STAT_CALC_CYCLE, and STAT_CH_SEL, STAT_CH_AUTO_SEL options should be set to compute the variance and mean. These values can be monitored using channel-specific, read-only registers. Alternatively, these values can also be read using HEADER_MODE. Output variance and mean calculation is determined by 式 3.

$$\begin{aligned}
 VARIANCE &= \sum_{k=0}^{k=2^{(STAT_CALC_CYCLE+1)}} \frac{|x(k) - MEAN|}{2^{(STAT_CALC_CYCLE+1)}} \\
 MEAN &= \sum_{k=0}^{k=2^{(STAT_CALC_CYCLE+1)}} \frac{|x(k)|}{2^{(STAT_CALC_CYCLE+1)}}
 \end{aligned} \tag{3}$$

STAT_CALC_CYCLE must be set to a large value to obtain better accuracy. Mean provides the average dc value of the ADC output (mid code). The STAT module integration time is defined by: $t_{AFE_CLK} \times 2^{(STAT_CALC_CYCLE+1)}$ when the STAT_CH_SEL option is selected. When STAT_CH_AUTO_SEL is enabled, the STAT module integration time is defined by: $4 \times t_{AFE_CLK} \times 2^{(STAT_CALC_CYCLE+1)}$.

4. Temperature sensor: The device junction temperature measurement can be enabled and monitored using TEMP_SENS_EN and TEMP_CONV_EN. The temperature output is saved in a diagnostic read-only register, TEMP_DATA. Alternatively, this data can also be read using HEADER_MODE. The TEMP_DATA value is a 9-bit, two's complement data in degrees Celsius. The temperature data is internally updated as per 式 4:

$$\text{Temperature Data Update Cycle} = 1024 \times T_{AFE_CLK} \times 16 \tag{4}$$

7.4.7 Signal Chain Probe

To enhance system-level debug capabilities, the device offers a mode where the output of each block in the signal chain can be connected to the ADC input. With this mode, internal signals can be easily monitored to ensure that each block output is not saturated. [Figure 7-17](#) shows the device signal chain block diagram. [Figure 7-18](#) and [Figure 7-19](#) show typical frequency response plots at the output of each stage.




Figure 7-17. Signal Chain Block Diagram




Figure 7-18. Frequency Response for VOUT_ON_ADC Settings (PGA Gain = 0 dB)




Figure 7-19. Frequency Response for VOUT_ON_ADC Settings (PGA Gain = 30 dB)

7.5 Programming

7.5.1 Serial Interface

Different modes can be programmed through the serial interface formed by the SEN (serial interface enable), SCLK (serial interface clock), SDATA (serial interface data) and RESET pins. SCLK and SDATA have a 150-k Ω pull-down resistor to ground and SEN has a 150-k Ω pull-up resistor to DVDD18. Serially shifting bits into the device is enabled when SEN is low. SDATA serial data bits are latched at every SCLK rising edge when SEN is active (low). Serial data bits are loaded into the register at every 24th SCLK rising edge when SEN is low. If the word length exceeds a multiple of 24 bits, the excess bits are ignored. Data bits can be loaded in multiples of 24-bit words within a single active SEN pulse (an internal counter counts groups of 24 clocks after the SEN falling edge). The interface can function with SCLK frequencies from 20 MHz down to very low speeds and even with a non-50% duty-cycle SCLK. Data bits are divided into two main portions: a register address (8 bits, A[7:0]) and data (16 bits, D[15:0]).

7.5.2 Register Initialization

After power up, the internal registers must be initialized to the default value (0). Initialization can be accomplished in one of two ways:

- Either through a hardware reset, by applying a positive pulse to the RESET pin, or
- Through a software reset with the serial interface, by setting the SW_RST bit high. Setting this bit initializes the internal registers to the respective default values (all 0s) and then self-resets the SW_RST bit low. In this case, the RESET pin can stay low (inactive).

注

- No damage occurs to the part by applying voltage to the RESET pin while device power is off.
 - For correct device operation, a positive pulse must be applied to the RESET pin. This pulse sets the internal control registers to 0. However, no power-supply sequencing is required.
 - Reset only affects the digital registers and places the device in a default state. Reset does not function as a power-down and, therefore, all internal blocks are functional.
-

During a register write through the SPI, the effects on data propagate through the pipe while the internal registers change values. At the same time, some glitches may be present on the output because of the transition of register values (for instance, if any output-controlling modes change). The signal on the RESET pin must be low in order to write to the internal registers because reset is level-sensitive and asynchronous with the input clock. Although only 40 ns are required after the RESET rising edge to change the registers, the output data may take up to 20 clock cycles (worst-case) to be considered stable. For more information on RESET, see the [セクション 5.8](#).

7.5.2.1 Register Write Mode

In register write mode, the REG_READ_EN bit must be set to 0. In this mode, the SDOUT signal outputs 0. [図 7-20](#) shows this process.




図 7-20. Serial Interface Register Write

7.5.2.2 Register Read Mode

In register readout mode, the REG_READ_EN bit must be set to 1. Then, a serial interface cycle should be initiated, specifying the address of the register (A[7:0]) whose content must be read out of the device. The data bits are *don't care*. The device outputs the contents (D[15:0]) of the selected register on the SDOUT pin. The external controller latches the data on SDOUT at the SCLK rising edge. [図 7-21](#) shows this process.

The timing specifications for the serial interface operation is listed in the [セクション 5.9](#).




図 7-21. Serial Interface Register Readout Enable

7.5.3 CMOS Output Interface

The digital data from the four channels are multiplexed and output over a 12-bit parallel CMOS bus to reduce the device pin count. In addition to the data, a CMOS clock (DCLK) is also output, which can be used by the digital receiver to latch the AFE output data. The output data and clock buffers can typically drive a 5-pF load capacitance in default mode. To drive larger loads (10 pF to 15 pF), the strength of the CMOS output buffers can be increased using the STR_CTRL_CLK and STR_CTRL_DATA register bits. Note that the setup and hold time of the output data (with respect to DCLK) degrade with higher load capacitances. See 表 6-1, which provides timings for 5-pF and 15-pF load capacitances.

7.5.3.1 Synchronization and Triggering

While the digital data from the four channels is multiplexed on the output bus, some mechanism is required to identify the data from the individual channels. Other than the output data and DCLK, the device also outputs DSYNCx signals that can be used for channel identification.

The DSYNCx output signals function with the TRIG input signal. Every time that a trigger pulse is received on the TRIG pin, the device outputs the DSYNC1 and DSYNC2 signals. The DSYNCx signals can be configured in the following ways:

- The delay between the arrival of the TRIG signal and the DSYNCx signal becoming active is programmable in a number of AFE_CLK cycles (using the DELAY_COUNT register bit).
- The period of the DSYNC1 signal is programmable in terms of AFE_CLK clock cycles by using the COMP_DSYNC1 register bits.
- The active time of the DSYNC2 signal is programmable using the SAMPLE_COUNT register bits.

The rising edge of the DSYNC1 signal coincides with the channel 1 data, as shown in 図 7-22. This occurrence can be used by the receiving device to identify individual channels.

The sample phase period corresponds to the period when valid data is available from the device when OUT_MODE_EN = 1.




図 7-22. DSYNCx Timing Diagram

7.6 Register Maps

7.6.1 Functional Register Map

表 7-23 shows the register map for the AFE5401 registers.

表 7-23. Register Map

REGISTER	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
0 (00h)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	REG_READ_EN	SW_RST
1 (01h)	0	0	0	0	0	STDBY	0	0	DECIMATE_4_EN	DIV_REG		DIV_FRC	DECIMATE_2_EN	DIV_EN	SE_CLK_MODE	GLOBAL_PDN
2 (02h)	TST_PAT_MODE			0	0	0	0	0	0	DGPO0_MODE		DGPO1_MODE		0	0	0
3 (03h)	0	0	0	0	0	0	TEMP_DATA									
4 (04h)	OUT_BLANK_HIZ	OUT_MODE_EN	DCLK_INVERT	TEMP_CONV_EN	TEMP_SENS_EN	0	0	0	0	0	0	0	OFFBIN_DATA_FMT	0	0	0
5 (05h)	CUSTOM_PAT															
6 (06h)	0	0	0	0	0	0	0	0	0	0	0	0	0	DIAG_REG		
7 (07h)	D_GPO_EN	PARITY_ODD	STAT_EN	DCP_INP_EN	DCP_INP_PROG			DIAG_MODE_EN	0	0	0	0	FILTER_BW		HEADER_MODE	
8 (08h)	C2_FIR								DIG_GAIN_C1_FIR							
9 (09h)	C4_FIR								C3_FIR							
10 (0Ah)	C6_FIR								C5_FIR							
15 (0Fh)	0	0	0	0	0	FAST_DGPO	0	0	0	0	0	0	0	0	0	0
19 (13h)	0	OB_DISABLE	STR_CTRL_CLK				STR_CTRL_DATA				0	0	0	0	0	0
21 (15h)	DELAY_COUNT[23:16]								SAMPLE_COUNT[23:16]							
22 (16h)	DELAY_COUNT[15:0]															
23 (17h)	SAMPLE_COUNT[15:0]															
24 (18h)	TRIG_FALL	DSYNC1_START_LOW	0	DSYNC_EN	0	COMP_DSYNC1[15:6]										0
25 (19h)	COMP_DSYNC1[5:0]						0	0	DSYNC2_LOW[23:16]							
26 (1Ah)	DSYNC2_LOW[15:0]															
27 (1Bh)	DSYNC1_HIGH															
29 (1Dh)	OFFSET_DIS	0	STAT_CH_SEL		0	0	STAT_CALC_CYCLE					0	0	0	0	STAT_CH_AUTO_SEL
30 (1Eh)	0	0	0	0	0	0	0	MULT_EN	FILT_EN	0	0	0	0	0	0	0
32 (20h)	0	0	0	0	HEADER_CH1											
33 (21h)	CH_OUT_DIS1	AUX_CH1_EN	PDN_CH1	INVERT_CH1	0	0	OFFSET_CH1									
34 (22h)	0	0	MEAN_CH1													
35 (23h)	0	0	NOISE_CH1													
36 (24h)	0	0	0	0	HEADER_CH2											
37 (25h)	CH_OUT_DIS2	AUX_CH2_EN	PDN_CH2	INVERT_CH2	0	0	OFFSET_CH2									
38 (26h)	0	0	MEAN_CH2													
39 (27h)	0	0	NOISE_CH2													
40 (28h)	0	0	0	0	HEADER_CH3											
41 (29h)	CH_OUT_DIS3	AUX_CH3_EN	PDN_CH3	INVERT_CH3	0	0	OFFSET_CH3									
42 (2A)	0	0	MEAN_CH3													
43(2B)	0	0	NOISE_CH3													
44 (2Ch)	0	0	0	0	HEADER_CH4											

表 7-23. Register Map (続き)

REGISTER	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
45 (2Dh)	CH_OUT DIS4	AUX_CH 4_EN	PDN_CH 4	INVERT CH4	0	0	OFFSET_CH4									
46(2Eh)	0	0	MEAN_CH4													
47(2Fh)	0	0	NOISE_CH4													
65 (41h)	0	0	0	0	0	TERM_I NT_20K _AUX	0	0	0	0	0	0	0	0	0	0
69 (45h)	TERM_I NT_20K _LNA	LNA_GAIN		PGA_GAIN						EQ_EN	0	0	0	0	0	0
70 (46h)	0	HPL_EN	0	0	0	0	0	0	0	0	0	0	0	0	VOUT_ON_ADC	
71(47h)	0	0	0	0	0	0	0	0	0	0	0	0	HIGH POW_L NA	EQ EN_LO W _FC	0	0
100(64h)	0	HF_AFE_CLK_EN		0	0	0	0	0	0	0	0	0	0	0	0	0

7.6.2 Register Descriptions

図 7-23. Register 0 (00h)

15	14	13	12	11	10	9	8
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
0	0	0	0	0	0	REG_READ_EN	SW_RST

Bits 15:2

Must write 0

Bit 1

REG_READ_EN: Register read mode

0 = Write (default)

1 = Enable register read

Bit 0

SW_RST: Software reset

This bit is the software reset for the entire device. This bit is self-clearing.

図 7-24. Register 1 (01h)

15	14	13	12	11	10	9	8
0	0	0	0	0	STDBY	0	0
7	6	5	4	3	2	1	0
DECIMATE_4_EN	DIV_REG		DIV_FRC	DECIMATE_2_EN	DIV_EN	SE_CLK_MODE	GLOBAL_PDN

Bits 15:11

Must write 0

Bit 10

STDBY: Full device standby

0 = Normal (default)

1 = Standby

Bits 9:8

Must write 0

Bit 7

DECIMATE_4_EN

0 = Decimate-by-4 mode not enabled

1 = Decimate-by-4 mode enabled

The DECIMATE_2_EN and FILT_EN bits must be set.

FIR filter coefficients (C1 to C6) must be written for proper operation.

If the AFE_CLK frequency > 25 MHz, then HF_AFE_CLK_EN must be set.

Bits 6:5

DIV_REG: Input clock divider ratio in DIV_FRC mode

DIV_REG

f_{AFE_CLK}

0	CLKIN ÷ 1	Input divider disabled and bypassed
1	CLKIN ÷ 2	
2	CLKIN ÷ 3	
3	CLKIN ÷ 4	

Bit 4**DIV_FRC: Force input divider ratio**

0 = Auto computed based on CH_OUT_DISx (default). For more details, refer to [表 7-7](#).

1 = AFE clock frequency is based on DIV_REG settings

- Bit 3** **DECIMATE_2_EN**
 0 = Normal mode
 1 = Decimate-by-2 mode enabled
 The FILT_EN bit must be set for proper operation.
 FIR filter coefficients (C1 to C6) must be written for proper operation.
 If the AFE_CLK frequency > 25 MHz, then HF_AFE_CLK_EN must also be set.
- Bit 2** **DIV_EN: Enable CLKIN divider**
 0 = Disabled and bypassed (default)
 1 = Enabled
- Bit 1** **SE_CLK_MODE: Single-ended input clock configuration**
 0 = Differential (default)
 1 = Single-ended
- Bit 0** **GLOBAL_PDN: Full device power-down**
 0 = Normal (default)
 1 = Global PDN

Figure 7-25. Register 2 (02h)

15	14	13	12	11	10	9	8
TST_PAT_MODE			0	0	0	0	0
7	6	5	4	3	2	1	0
0	DGPO0_MODE		DGPO1_MODE		0	0	0

- Bits 15:13** **TST_PAT_MODE: Test pattern for CMOS output**
 0 = Normal (default)
 1 = SYNC
 2 = Deskew
 3 = Custom register 5[15:0]
 4 = All 1s
 5 = Toggle
 6 = All 0s
 7 = Ramp
- Bits 12:7** **Must write 0**
- Bits 6:5** **DGPO0_MODE: DGPO0 mode configuration**
 0 = Low (default)
 1 = Parity
 2 = Overload
 3 = D[11]
- Bits 4:3** **DGPO1_MODE: DGPO1 mode configuration**
 0 = Low (default)
 1 = Parity
 2 = Overload
 3 = D[11]
- Bits 2:0** **Must write 0**

 **7-26. Register 3 (03h)**

TEMP_DATA							
15	14	13	12	11	10	9	8
0	0	0	0	0	0	TEMP_DATA	
7	6	5	4	3	2	1	0
TEMP_DATA							

Bits 15:10**Ignore bits****Bits 9:0****TEMP_DATA: Read-only temperature readout register**

Data is 9-bit, twos complement format in degrees Celsius.

 **7-27. Register 4 (04h)**

15	14	13	12	11	10	9	8
OUT_BLANK_HIZ	OUT_MODE_EN	DCLK_INVERT	TEMP_CONV_EN	TEMP_SENS_EN	0	0	0
7	6	5	4	3	2	1	0
0	0	0	0	OFF_BIN_DATA_FMT	0	0	0

Bit 15**OUT_BLANK_HIZ: Output status during blanking phase**

0 = D[11:0] and D_GPO[1:0] are low (default) if EN_OUT_MODE = 1

1 = D[11:0] and D_GPO[1:0] are Hi-Z if EN_OUT_MODE = 1

For more details, refer to [7-11](#).**Bit 14****OUT_MODE_EN: Enables output mode gating with DSYNC2**

0 = CMOS data is always active (default)

1 = Output mode enabled. Data is transmitted only during sample phase.

Bit 13**DCLK_INVERT: Invert DCLK**

0 = DCLK rising edge at the center of data (default)

1 = DCLK falling edge at the center of data

Bit 12**TEMP_CONV_EN: Enable Temperature Sensor output to digital conversion**

0 = Hold conversion

1 = Convert

Bit 11**TEMP_SENS_EN: Enable temperature sensor block**

0 = Disable temperature sensor

1 = Enable temperature sensor

Bits 10:4**Must write 0****Bit 3****OFF_BIN_DATA_FMT: Output data format**

0 = Twos complement (default)

1 = Offset binary

Bits 2:0**Must write 0**

図 7-28. Register 5 (05h)

15	14	13	12	11	10	9	8
CUSTOM_PAT							
7	6	5	4	3	2	1	0
CUSTOM_PAT							

Bits 15:0 **CUSTOM_PAT: Custom pattern data**
These bits set the custom data pattern.

図 7-29. Register 6 (06h)

15	14	13	12	11	10	9	8
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
0	0	0	0	0	DIAG_REG[2:0]		

Bits 15:3 **Ignore bits**
Bits 2:0 **DIAG_REG: Read only diagnostic readout register**
DIAG_REG[0] = 0: ADC references are correct
DIAG_REG[1] = 0: Indicates band gap is correct
DIAG_REG[2] = 0: Indicates clock generation is correct

図 7-30. Register 7 (07h)

15	14	13	12	11	10	9	8
D_GPO_EN	PARITY_ODD	STAT_EN	DC_INP_EN	DC_INP_PROG		DIAG_MODE_EN	
7	6	5	4	3	2	1	0
0	0	0	0	FILTER_BW		HEADER_MODE	

Bit 15 **D_GPO_EN: Enable D_GPO functionality**
0 = D_GPO[x] pins are disabled (default)
1 = D_GPO[x] pins are enabled

Bit 14 **PARITY_ODD: Parity type**
0 = Even (default)
1 = Odd

Bit 13 **STAT_EN: Enable noise and mean calculation of ADC output**
0 = Default
1 = Enables noise and mean computation if STAT_CALC_CYCLE is set.

Bit 12 **DC_INP_EN: Enable dc analog voltage at LNA input. In this mode, equalizer is disabled automatically.**
0 = Normal
1 = DC input force is controlled by DC_INP_PROG.

Bits 11:9 **DC_INP_PROG: DC Input programmability**
0 = 0 mV 4 = 100 mV
1 = 0 mV 5 = -100 mV
2 = 50 mV 6 = 100 mV
3 = -50 mV 7 = -100 mV

Bit 8	DIAG_MODE_EN: Enable diagnostic mode 0 = Disable diagnostic circuit 1 = Enable diagnostic circuit
Bits 7:4	Must write 0
Bits 3:2	FILTER_BW: Filter corner frequency 0 = 8 MHz (default) 1 = 7 MHz 2 = 10.5 MHz 3 = 12 MHz
Bits 1:0	HEADER_MODE: Header output mode 0 = ADC data at output (default) 1 = Header data at output 2 = [Temperature data, diagnostic data, mean, noise, (-1), (-1), (-1), (-1)]. This data sequence is repeated. 3 = Header data, temperature data, diagnostic data, mean, noise, ADC data. Refer to Figure 7-14 for more information.

Figure 7-31. Register 8 (08h)

15	14	13	12	11	10	9	8
C2_FIR							
7	6	5	4	3	2	1	0
DIG_GAIN_C1_FIR							

Bits 15:8	C2_FIR: Coefficient C2 for FIR digital filter ⁽¹⁾ 2 = Default value
Bit 7:0	DIG_GAIN_C1_FIR: Digital Gain common for all channels, coefficient C1 for decimation filter

$$\text{Digital Filter Gain} = \frac{(\text{DIG_GAIN} + 32)}{32}$$

(5)

where:

- (DIG_GAIN + 32) is Mod⁽²⁾ 128.

Refer to [Figure 7-4](#) for more information.**Mode**

With MULT_EN

With DECIMATE_X_EN

5 = Default value

C1 Functionality

DIG_GAIN

Coefficient C1 for FIR digital filter

- (1) C1 to C6 FIR filter coefficients are in two's complement form.
 (2) Mod = Remainder of the division.

7-32. Register 9 (09h)

15	14	13	12	11	10	9	8
C4_FIR							
7	6	5	4	3	2	1	0
C3_FIR							

Bits 15:8 **C4_FIR: Coefficient C4 for FIR digital filter⁽¹⁾**
 –2 = Default value

Bit 7:0 **C3_FIR: Coefficient C3 for FIR digital filter⁽¹⁾**
 –13 = Default value

7-33. Register 10 (0Ah)

15	14	13	12	11	10	9	8
C6_FIR							
7	6	5	4	3	2	1	0
C5_FIR							

Bits 15:8 **C6_FIR: Coefficient C6 for FIR digital filter⁽¹⁾**
 66 = Default value

Bit 7:0 **C5_FIR: Coefficient C5 for FIR digital filter⁽¹⁾**
 38 = Default value

7-34. Register 15 (0Fh)

15	14	13	12	11	10	9	8
0	0	0	0	0	FAST_DGPO	0	0
7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0

**Bits 15:11,
and Bits 9:0** **Must write 0**

Bit 10 **FAST_DGPO: Fast DGPO output buffer**
 0 = Default strength (default)
 1 = Higher drive strength on D_GPO[x] pins.
Must write 0

7-35. Register 19 (13h)

15	14	13	12	11	10	9	8
0	OB_DISABLE	STR_CTRL_CLK				STR_CTRL_DATA	
7	6	5	4	3	2	1	0
STR_CTRL_DATA		0	0	0	0	0	0

Bits 15, Bits 5:0**Must write 0****Bit 14****OB_DISABLE: CMOS output buffers D[11:0], DCLK disabled**

0 = Active CMOS output buffers

1 = Hi-Z CMOS output Buffers

Bits 13:10**STR_CTRL_CLK: Controls strength of CMOS output DCLK buffer****STR_CTRL_CLK****Drive Strength****DRVDD (V)**

0

Default strength ($C_{LOAD} = 5 \text{ pF}$)

3.3

6

Maximum strength ($C_{LOAD} = 15 \text{ pF}$)

3.3

5

Default strength ($C_{LOAD} = 5 \text{ pF}$)

1.8

14

Maximum strength ($C_{LOAD} = 15 \text{ pF}$)

1.8

All other options are reserved.

Bit 9:6**STR_CTRL_DATA: Controls strength of CMOS output DATA buffers****STR_CTRL_DATA****Drive Strength****DRVDD (V)**

0

Default strength ($C_{LOAD} = 5 \text{ pF}$)

3.3

6

Maximum strength ($C_{LOAD} = 15 \text{ pF}$)

3.3

5

Default strength ($C_{LOAD} = 5 \text{ pF}$)

1.8

14

Maximum strength ($C_{LOAD} = 15 \text{ pF}$)

1.8

All other options are reserved.

7-36. Register 21 (15h)

15	14	13	12	11	10	9	8
DELAY_COUNT[23:16]							
7	6	5	4	3	2	1	0
SAMPLE_COUNT[23:16]							

Bits 15:8**DELAY_COUNT[23:16]: Delay counter, upper bits**These bits determine the delay phase in terms of t_{AFE_CLK} . $DELAY_PHASE = (DELAY_COUNT + 1) \times t_{AFE_CLK}$.The valid range for DELAY_COUNT is from 0 to $(2^{24} - 2)$.The maximum supported values of DELAY_COUNT + SAMPLE_COUNT is $(2^{24} - 2)$.**Bits 7:0****SAMPLE_COUNT[23:16]: Sample counter, upper bits**These bits determine the sample phase in terms of t_{AFE_CLK} . $SAMPLE_PHASE = (SAMPLE_COUNT + 1) \times t_{AFE_CLK}$.The valid range for SAMPLE_COUNT is from 0 to $(2^{24} - 2)$.The maximum supported values of DELAY_COUNT + SAMPLE_COUNT is $(2^{24} - 2)$.

7-37. Register 22 (16h)

15	14	13	12	11	10	9	8
DELAY_COUNT[15:0]							
7	6	5	4	3	2	1	0
DELAY_COUNT[15:0]							

Bits 15:0**DELAY_COUNT[15:0]: Delay counter, lower bits**These bits determine the delay phase in terms of t_{AFE_CLK} .

$\text{DELAY_PHASE} = (\text{DELAY_COUNT} + 1) \times t_{\text{AFE_CLK}}$
The valid range for DELAY_COUNT is from 0 to $(2^{24} - 2)$.
The maximum supported values of DELAY_COUNT + SAMPLE_COUNT is $(2^{24} - 2)$.

図 7-38. Register 23 (17h)

15	14	13	12	11	10	9	8
SAMPLE_COUNT[15:0]							
7	6	5	4	3	2	1	0
SAMPLE_COUNT[15:0]							

Bits 15:0 **SAMPLE_COUNT[15:0]: Sample counter, lower bits**

These bits determine the sample phase in terms of $t_{\text{AFE_CLK}}$.

Sample phase = $(\text{SAMPLE_COUNT} + 1) \times t_{\text{AFE_CLK}}$.

The valid range for SAMPLE_COUNT is from 0 to $(2^{24} - 2)$.

The maximum supported values of DELAY_COUNT + SAMPLE_COUNT is $(2^{24} - 2)$.

図 7-39. Register 24 (18h)

15	14	13	12	11	10	9	8
TRIG_FALL	DSYNC1_START_LOW	0	DSYNC_EN	0	COMP_DSYNC1[15:6]		
7	6	5	4	3	2	1	0
COMP_DSYNC1[15:6]							0

Bit 15 **TRIG_FALL**

0 = TRIG event on the TRIG rising edge

1 = TRIG event on the TRIG falling edge

Bit 14 **DSYNC1_START_LOW: Selects DSYNC1 start level**

0 = DSYNC1 starts with logic high (default)

1 = DSYNC1 starts with logic low

Bit 13 **Must write 0**

Bit 12 **DSYNC_EN: Enable DSYNC1/2 generation**

0 = Disable DSYNC1/2 signals (default - logic low)

1 = Enable DSYNC1/2 signals

Bit 11 **Must write 0**

Bits 10:1 **COMP_DSYNC1[15:6]: DSYNC1, upper bits**

These bits determine the DSYNC1 period in the number of $t_{\text{AFE_CLK}}$ cycles. For COMP_DSYNC1 = 0 or 1, DSYNC1 is static.

Bit 0 **Must write 0**

図 7-40. Register 25 (19h)

15	14	13	12	11	10	9	8
COMP_DSYNC1[5:0]						0	0
7	6	5	4	3	2	1	0
DSYNC2_LOW[23:16]							

Bits 15:10 **COMP_DSYNC1[5:0]: DSYNC1, lower bits**

These bits determine the DSYNC1 period in the number of $t_{\text{AFE_CLK}}$ cycles. For COMP_DSYNC1 = 0 or 1, DSYNC1 is static.

Bits 9:8 **Must write 0**

Bits 7:0 **DSYNC2_LOW[23:16]: DSYNC2, upper bits**

Low pulse duration of DSYNC2 in number of $t_{\text{AFE_CLK}}$ clocks.

 7-41. Register 26 (1Ah)

15	14	13	12	11	10	9	8
DSYNC2_LOW[15:0]							
7	6	5	4	3	2	1	0
DSYNC2_LOW[15:0]							

Bits 15:0**DSYNC2_LOW[15:0]: DSYNC2, lower bits**Low pulse duration of DSYNC2 in number of t_{AFE_CLK} clocks.
 7-42. Register 27 (1Bh)

15	14	13	12	11	10	9	8
DSYNC1_HIGH							
7	6	5	4	3	2	1	0
DSYNC1_HIGH							

Bits 15:0**DSYNC1_HIGH: DSYNC1**High pulse duration of DSYNC1, in number of t_{AFE_CLK} clocks.DSYNC1 high = high for $[(DSYNC1_HI + COMP_DSYNC1 \div 2) \text{ Mod } (1) COMP_DSYNC1]$

(1) Mod = Remainder of the division

図 7-43. Register 29 (1Dh)

15		14		13		12		11		10		9		8	
OFFSET_DIS		0		STAT_CH_SEL				0		0		STAT_CALC_CYCLE			
7		6		5		4		3		2		1		0	
STAT_CALC_CYCLE						0		0		0		0		STAT_CH_AUTO_SEL	

- Bit 15** **OFFSET_DIS: Bypass OFFSET addition at channel output**
0 = Default. The OFFSET_CHx register value is added to the channel output.
1 = Disable OFFSET. The OFFSET_CHx register value is not added to the channel output.
- Bit 14** **Always write 0**
- Bits 13:12** **STAT_CH_SEL: Manual channel selection for computation by STAT module**
0 = Channel 1
1 = Channel 2
2 = Channel 3
3 = Channel 4
- Bits 11:10** **Always write 0**
- Bits 9:5** **STAT_CALC_CYCLE**
Number of ADC samples used for STAT computation = $2^{\text{STAT_CALC_CYCLE}+1}$, STAT_CALC_CYCLE range = 0 to 30
- and Bits 4:1** **Always write 0**
- Bit 0** **STAT_CH_AUTO_SEL: Automatic channel selection for SNR Computation**
0 = Static, computation is done based on the STAT_CH_SEL selection
1 = Auto, computation is sequentially done for all four channels

図 7-44. Register 30 (1Eh)

15	14	13	12	11	10	9	8
0	0	0	0	0	0	0	MULT_EN
7	6	5	4	3	2	1	0
FILT_EN	0	0	0	0	0	0	0

- Bits 15:9** **Must write 0**
- Bit 8** **MULT_EN: Channel multiplier enable**
0 = Disable multiplier
1 = Enable multiplier. For digital gain, DIG_GAIN_C1_FIR must be written.
- Bit 7** **FILT_EN: Digital decimation filter enable**
0 = Disable filter
1 = Enable standard 11-tap, symmetric FIR digital filter.
- Bits 6:0** **Must write 0**

7-45. Register 32 (20h)

15	14	13	12	11	10	9	8
0	0	0	0	HEADER_CH1			
7	6	5	4	3	2	1	0
HEADER_CH1							

Bits 15:12**Must write 0****Bits 11:0****HEADER_CH1: Header information for channel 1**

These bits provide the header information for channel 1.

7-46. Register 33 (21h)

15	14	13	12	11	10	9	8
CH_OUT_DIS1	AUX_CH1_EN	PDN_CH1	INVERT_CH1	0	0	OFFSET_CH1	
7	6	5	4	3	2	1	0
OFFSET_CH1							

Bit 15**CH_OUT_DIS1: Channel 1 disable**

Channel 1 is not muxed out.

0 = Channel 1 is output (default)

1 = Channel 1 is not output

Bit 14**AUX_CH1_EN: Enable auxiliary channel for channel 1**

0 = Filter (default)

1 = Auxiliary

Bit 13**PDN_CH1: Power-down channel 1**

0 = Active (default)

1 = Power-down

Bit 12**INVERT_CH1: Invert channel 1 output**

0 = Normal output (default)

1 = Inverted output

Bits 11:10**Must write 0****Bits 9:0****OFFSET_CH1: Output offset of channel 1 range**

Output offset value = OFFSET_CH1 ÷ 4, output offset value is added to channel output.

7-47. Register 34 (22h)

15	14	13	12	11	10	9	8
0	0	MEAN_CH1					
7	6	5	4	3	2	1	0
MEAN_CH1							

Bits 15:14

Must write 0

Bits 13:0

MEAN_CH1: Mean for channel 1 (read-only register)

These bits provide the mean information computed by STAT module for channel 1.

7-48. Register 35 (23h)

15	14	13	12	11	10	9	8
0	0	NOISE_CH1					
7	6	5	4	3	2	1	0
NOISE_CH1							

Bits 15:14

Must write 0

Bits 13:0

NOISE_CH1: Noise for channel 1 (read-only register)

These bits provide the noise information computed by STAT module for channel 1.

7-49. Register 36 (24h)

15	14	13	12	11	10	9	8
0	0	0	0	HEADER_CH2			
7	6	5	4	3	2	1	0
HEADER_CH2							

Bits 15:12

Must write 0

Bits 11:0

HEADER_CH2: Header information for channel 2

These bits provide the header information for channel 2.

 7-50. Register 37 (25h)

15	14	13	12	11	10	9	8
CH_OUT_DIS2	AUX_CH2_EN	PDN_CH2	INVERT_CH2	0	0	OFFSET_CH2	
7	6	5	4	3	2	1	0
OFFSET_CH2							

Bit 15 **CH_OUT_DIS2: Channel 2 disable**

Channel 2 is not muxed out.

0 = Channel 2 is output (default)

1 = Channel 2 is not output

Bit 14 **AUX_CH2_EN: Enable auxiliary channel for channel 2**

0 = Filter (default)

1 = Auxiliary

Bit 13 **PDN_CH2: Power-down channel 2**

0 = Active (default)

1 = Power-down

Bit 12 **INVERT_CH2: Invert channel 2 output**

0 = Normal (default)

1 = Inverted output

Bits 11:10 **Must write 0****Bits 9:0** **OFFSET_CH2: Output offset of Channel 2**

Output offset value = OFFSET_CH2 ÷ 4, output offset value is added to the channel output

 7-51. Register 38 (26h)

15	14	13	12	11	10	9	8
0	0	MEAN_CH2					
7	6	5	4	3	2	1	0
MEAN_CH2							

Bits 15:14 **Must write 0****Bits 13:0** **MEAN_CH2: Mean for channel 2 (read-only register)**

These bits provide the mean information computed by the STAT module for channel 2.

7-52. Register 39 (27h)

15	14	13	12	11	10	9	8
0	0	NOISE_CH2					
7	6	5	4	3	2	1	0
NOISE_CH2							

Bits 15:14

Must write 0

Bits 13:0

NOISE_CH2: Noise for channel 2 (read-only register)

These bits provide the noise information computed by the STAT module for channel 2.

7-53. Register 40 (28h)

15	14	13	12	11	10	9	8
0	0	0	0	HEADER_CH3			
7	6	5	4	3	2	1	0
HEADER_CH3							

Bits 15:12

Must write 0

Bits 11:0

HEADER_CH3: Header information for channel 3

These bits provide the header information for channel 3.

7-54. Register 41 (29h)

15	14	13	12	11	10	9	8
CH_OUT_DIS3	AUX_CH3_EN	PDN_CH3	INVERT_CH3	0	0	OFFSET_CH3	
7	6	5	4	3	2	1	0
OFFSET_CH3							

Bit 15

CH_OUT_DIS3: Channel 3 disable

Channel 3 is not muxed out.

0 = Channel 3 is output (default)

1 = Channel 3 is not output

Bit 14

AUX_CH3_EN: Enable auxiliary channel for channel 3

0 = Filter (default)

1 = Auxiliary

Bit 13

PDN_CH3: Power-down channel 3

0 = Active (default)

1 = Power-down

Bit 12

INVERT_CH3: Invert channel 3 output

0 = Normal (default)

1 = Inverted output

Bits 11:10

Must write 0

Bits 9:0

OFFSET_CH3: Output offset of Channel 3

Output offset value = OFFSET_CH3 ÷ 4, output offset value is added to the channel output

7-55. Register 42 (2Ah)

15	14	13	12	11	10	9	8
0	0	MEAN_CH3					
7	6	5	4	3	2	1	0
MEAN_CH3							

Bits 15:14**Must write 0****Bits 13:0****MEAN_CH3: Mean for channel 3 (read-only register)**

These bits provide the mean information computed by the STAT module for channel 3.

7-56. Register 43 (2Bh)

15	14	13	12	11	10	9	8
0	0	NOISE_CH3					
7	6	5	4	3	2	1	0
NOISE_CH3							

Bits 15:14**Must write 0****Bits 13:0****NOISE_CH3: Noise for channel 3 (read-only register)**

These bits provide the noise information computed by the STAT module for channel 3.

7-57. Register 44 (2Ch)

15	14	13	12	11	10	9	8
0	0	0	0	HEADER_CH4			
7	6	5	4	3	2	1	0
HEADER_CH4							

Bits 15:12**Must write 0****Bits 11:0****HEADER_CH4: Header information for channel 4**

These bits provide the header information for channel 4.

7-58. Register 45 (2Dh)

15	14	13	12	11	10	9	8
CH_OUT_DIS4	AUX_CH4_EN	PDN_CH4	INVERT_CH4	0	0	OFFSET_CH4	
7	6	5	4	3	2	1	0
OFFSET_CH4							

Bit 15 **CH_OUT_DIS1: Channel 4 disable**

Channel 4 is not muxed out.

0 = Channel 4 is output (default)

1 = Channel 4 is not output

Bit 14 **AUX_CH4_EN: Enable auxiliary channel for channel 4**

0 = Filter (default)

1 = Auxiliary

Bit 13 **PDN_CH4: Power-down channel 4**

0 = Active (default)

1 = Power-down

Bit 12 **INVERT_CH4: Invert channel 4 output**

0 = Normal (default)

1 = Inverted output

Bits 11:10 **Must write 0**

Bits 9:0 **OFFSET_CH4: Output offset of channel 4**

Output offset value = OFFSET_CH4 ÷ 4, output offset value is added to the channel output

7-59. Register 46 (2Eh)

15	14	13	12	11	10	9	8
0	0	MEAN_CH4					
7	6	5	4	3	2	1	0
MEAN_CH4							

Bits 15:14 **Must write 0**

Bits 13:0 **MEAN_CH4: Mean for channel 4 (read-only register)**

These bits provide the mean information computed by the STAT module for channel 4.

7-60. Register 47 (2Fh)

15	14	13	12	11	10	9	8
0	0	NOISE_CH4					
7	6	5	4	3	2	1	0
NOISE_CH4							

Bits 15:14 **Must write 0**

Bits 13:0 **NOISE_CH4: Noise for channel 4 (read-only register)**

These bits provide the noise information computed by the STAT module for channel 4.

 7-61. Register 65 (41h)

15	14	13	12	11	10	9	8
0	0	0	0	0	TERM_INT_20K_AUX	0	0
7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0

Bits 15:11**Must write 0****Bit 10****TERM_INT_20K_AUX: Auxiliary input termination**

This bit is common for all channels. This bit provides an auxiliary input internal differential termination of 20 kΩ.

0 = 2-kΩ differential resistance (default)

1 = 20-kΩ differential resistance

Bits 9:0**Must write 0**
 7-62. Register 69 (45h)

15	14	13	12	11	10	9	8
TERM_INT_20K_LNA	LNA_GAIN		PGA_GAIN				
7	6	5	4	3	2	1	0
PGA_GAIN	EQ_EN	0	0	0	0	0	0

Bit 15**TERM_INT_20K_LNA: LNA input termination**

This bit is common for all channels. This bit provides LNA input internal differential termination of 20 kΩ.

0 = 2-kΩ differential resistance (default)

1 = 20-kΩ differential resistance

Bits 14:13**LNA_GAIN: LNA gain**

These bits are common for all channels.

0 = 15 dB (default)

1 = 18 dB

2 = 12 dB

3 = 16.5 dB

Bits 12:7**PGA_GAIN: PGA gain**

These bits are common for all channels. PGA gain = 0 dB, 3 dB, 6 dB, 9 dB, 12 dB, 15 dB, 18 dB, 21 dB, 24 dB, 27 dB, and 30 dB.

0 = 0 dB

1 = 3 dB

2 = 6 dB

3 = 9 dB

4 = 12 dB

5 = 15 dB

6 = 18 dB

7 = 21 dB

8 = 24 dB

9 = 27 dB

10 = 30 dB

Bit 6**EQ_EN: Equalizer enable**

These bits are common for all channels.

0 = Disabled (default)

1 = Enabled

Bits 5:0**Must write 0**

 7-63. Register 70 (46h)

15	14	13	12	11	10	9	8
0	HPL_EN	0	0	0	0	0	0
7	6	5	4	3	2	1	0
0	0	0	0	0	0	VOUT_ON_ADC	

Bit 15 **Must write 0**

Bit 14 **HPL_EN: High-performance linearity mode**

0 = Default
1 = Improves linearity (HD3) with increased power dissipation

Bits 13:2 **Must write 0**

Bits 1:0 **VOUT_ON_ADC: Check analog block output on ADC input**

0 = LNA + antialiasing filter + ADC (default)
1 = LNA + ADC
2 = AMP1 + ADC
3 = AMP2 + ADC

 7-64. Register 71 (47h)

15	14	13	12	11	10	9	8
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
0	0	0	0	HIGH_POW_LNA	EQ_EN_LOW_FC	0	0

Bits 15:4 **Must write 0**

Bit 3 **HIGH_POW_LNA**

0 = Default mode
1 = High-power LNA improves channel input-referred noise at high LNA and PGA gains compared to default mode. This mode increases power dissipation.

Bit 2 **EQ_EN_LOW_FC: Enable Equalizer Low Frequency Corner Frequency**

0 = Disable
1 = Enable; EQ_EN must also be enabled for this mode

Bits 1:0 **Must write 0**

 7-65. Register 100 (64h)

HF_AFE_CLK_EN (0x00)							
15	14	13	12	11	10	9	8
0	HF_AFE_CLK_EN		0	0	0	0	0
7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0

Bits 15 **Must write 0**

Bits 14:13 **HF_AFE_CLK_EN**

0 = Default
3 = For $f_{AFE_CLK} > 25$ MHz (in decimation modes)

Bits 12:0 **Must write 0**

8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The AFE5401-EP is a quad-channel, analog front-end (AFE), targeting applications where the level of integration is critical. Each channel comprises a complete base-band signal chain with:

- A low-noise amplifier (LNA),
- A programmable equalizer (EQ),
- A programmable gain amplifier (PGA), and
- An antialias filter (AAF)
- A high-speed, 12-bit, analog-to-digital converter (ADC) that samples at 25 MSPS per channel.

Having four integrated signal chain channels enables the device to be used in different end-use systems such as:


- Automotive radar (where a down-converted base-band signal from an RF front-end can be applied to the inputs of the AFE)
- Applications where up to 12-MHz voltage signal is available from a transducer

8.2 Typical Application

As [図 8-1](#) illustrates, the device also consists of four auxiliary channels, where the analog signal chain (LNA, PGA) is bypassed and the analog inputs can be directly digitized. This configuration is very useful in the system to digitize monitoring signals (such as battery voltages and temperature sensor outputs).

As the [セクション 8.2.1](#) section describes, the device can accept a variety of input clock signals (such as differential sine-wave, LVPECL, or LVDS). The can also functions seamlessly with a single-ended LVCMOS (1.8 V) clock input.

The device is designed to have a simple CMOS output data interface. Used with the TRIG and DSYNCx signals, the device can be interfaced to standard video ports of DSPs and other field-programmable gate array (FPGA) and micro-controller based receivers.



8-1. Typical Application Diagram

8.2.1 Design Requirements

The device can operate with either single-ended (CMOS) or differential input clocks (such as sine wave, LVPECL, and LVDS). Operating with a low-jitter differential clock is recommended for good SNR performance. In differential mode, the clock inputs are internally biased to the optimum common-mode voltage (approximately 0.95 V). While driving with an external LVPECL or LVDS driver, TI recommends ac-coupling the clock signals because the clock pins are internally biased to the common-mode voltage.

8.2.2 Detailed Design Procedure

For the LVDS input clock, $R_{\text{TERM}} = 100 \Omega$ is recommended. For the LVPECL clock input, R_{TERM} must be determined based on the LVPECL driver recommendations. To operate using a single-ended clock, connect a CMOS clock source to CLKINP and tie CLKINM to GND. The device automatically detects the presence of a single-ended clock without requiring any configuration and disables internal biasing. Typical clock termination schemes are illustrated in 8-4, 8-5, 8-6, and 8-7. Typical characteristic plots across input clock amplitude and duty cycle are shown in セクション 8.2.3.

8-2 and 8-3 illustrate the equivalent circuits of the clock input pins for Differential and Single-Ended input clock respectively.




図 8-2. Clock Input Equivalent Circuit (Differential Mode)







図 8-3. Clock Input Equivalent Circuit (Single-Ended Mode)




8-4. Differential Sine-Wave Clock Driving Circuit



8-5. Differential LVPECL Clock Driving Circuit




8-6. Differential LVDS Clock Driving Circuit




8-7. Single-Ended Clock Driving Circuit

8.2.3 Application Curves



8-8. Signal-to-Noise Ratio vs Input Clock Amplitude (PGA Gain = 0 dB)



8-9. Signal-to-Noise Ratio vs Input Clock Duty Cycle (PGA Gain = 0 dB)

8.3 Power Supply Recommendations

8.3.1 Power Supply Sequencing

During power-up, the AVDD18, DVDD18, and DRVDD supplies can appear in any sequence. All supplies are separated in the device. Externally, they can be driven from separate supplies with suitable filtering. No power supply sequencing is required.

8.3.2 Power Supply Decoupling

Minimal external decoupling can be used without loss in performance because the device already includes internal decoupling. Note that decoupling capacitors can help filter external power-supply noise, so the optimum number of capacitors depends on the actual application. The decoupling capacitors should be placed as close as possible to the device supply pins.

8.4 Layout

8.4.1 Layout Guidelines

All analog inputs must be differentially and symmetrically routed to the differential input pins of the device for best performance. CMOS outputs traces should be kept as short as possible to reduce the trace capacitance that loads the CMOS output buffers. Multiple ground vias can be added around the CMOS output data traces, especially when the traces are routed on more than one layer. TI recommends matching the lengths of the output data traces (D[11:0]) to reduce the skew across data bits.

Switching noise (caused by CMOS output data transitions) can couple into the analog inputs and degrade SNR. This condition is particularly of concern because of the high gain present in the analog input channel. Digital outputs coupling back to analog inputs can be minimized by proper separation of analog and digital areas in the board layout.  8-10 illustrates an example layout where the analog and digital portions are routed separately. This example also uses splits in the ground plane to minimize digital currents from looping into analog areas. At the same time, note that the analog and digital grounds are shorted below the device. A single ground plane is sufficient to give good performance, provided the analog, digital, and clock sections of the board are cleanly partitioned.

The device package consists of an exposed pad. In addition to providing a path for heat dissipation, the pad is also internally connected to the analog ground. Therefore, the exposed pad must be soldered to the ground plane for best thermal and electrical performance. For detailed information, see application notes [QFN Layout Guidelines](#) and [QFN/SON PCB Attachment](#).  8-10 and  8-11 illustrate the layout diagrams taken from the [AFE5401-Q1 EVM User's Guide](#).

8.4.2 Layout Example




図 8-10. Layout Diagram: Signal Routing




図 8-11. Layout Diagram: Ground Split

9 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

DATE	REVISION	NOTES
December 2024	*	Initial Release

10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation see the following:

- [QFN Layout Guidelines](#)
- [QFN/SON PCB Attachment](#)
- [AFE5401-Q1 EVM User's Guide](#)

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Community Resources

10.4 Trademarks

ソナー™ is a trademark of Cakewalk, Inc.

すべての商標は、それぞれの所有者に帰属します。

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
AFE5401RGCTEP	Active	Production	VQFN (RGC) 64	250 SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	AFE5401EP
AFE5401RGCTEP.A	Active	Production	VQFN (RGC) 64	250 SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	AFE5401EP

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF AFE5401-EP :

- Automotive : [AFE5401-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects


GENERIC PACKAGE VIEW

RGC 64

VQFN - 1 mm max height



9 x 9, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4224597/A



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RGC0064H

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4219011/A 05/2018

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RGC0064H

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
 BASED ON 0.125 MM THICK STENCIL
 SCALE: 10X

EXPOSED PAD 65
 61% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4219011/A 05/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](https://www.ti.com) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日：2025 年 10 月