





BQ24050, BQ24052 JAJSL78D - SEPTEMBER 2009 - REVISED MAY 2021

BQ2405x 1-A、シングル・セル・リチウムイオンおよびリチウムポリマ・バ ッテリ・チャージャ、自動アダプタ および USB 検出機能付き

1 特長

- 充電
 - 1% の充電電圧精度
 - 10%の充電電流精度
 - 最大入力電流制限として USB 100mA と 500mA をピン選択可能
 - 終端とプリチャージのスレッショルドをプログラム可
- 保護
 - 入力定格 30V、6.6V の入力過電圧保護機能付き
 - 入力電圧のダイナミックな電源管理
 - 125℃のサーマル・レギュレーション、150℃のサー マル・シャットダウン保護
 - OUT 短絡保護および ISET 短絡検出
 - バッテリ NTC により JEITA 範囲全体で動作 低 温時は ½ 高速充電電流、高温時は 4.06V
 - 固定の 10 時間安全タイマ
- システム
 - 自動入力ソース検出 (D+ ピン、D-ピン)
 - デバイス・トランシーバ不要
 - USB 対応
 - サーミスタ付きバッテリ・パックがない場合の自動終 端およびタイマ・ディスエーブル・モード (TTDM)
 - ステータス表示 充電中/完了
 - 小型 2mm × 2mm パッケージで供給

2 アプリケーション

- ヘッドホン、スピーカ、オーディオ・アクセサリ
- リストバンドとウェアラブル
- スマート・ドア・ロック
- 低消費電力のハンドヘルド・デバイス

3 概要

BQ2405x シリーズのデバイスは、スペースに制約のある ポータブル・アプリケーションを対象とした高集積リチウム イオンおよびリチウムポリマ・リニア・チャージャ・デバイスで す。これらのデバイスは、USB ポートまたは AC アダプタ で動作します。入力電圧範囲が高く、入力過電圧保護が 搭載されているため、レギュレーションのない低コストのア ダプタもサポートできます。

BQ2405x には、バッテリを充電する電源出力が 1 つあり ます。平均システム負荷によって 10 時間の安全タイマ内 でバッテリをフル充電できなくならない限り、バッテリと並行 してシステム負荷を使用できます。


バッテリの充電は、コンディショニング、定電流、定電圧の 3フェーズで行われます。すべての充電フェーズで、内部 の制御ループが IC の接合部温度を監視し、内部温度ス レッショルドを超えた場合には充電電流を減少させます。

充電器の出力段と、充電電流検出機能は、完全に統合さ れています。チャージャには、高精度の電流および電圧レ ギュレーション・ループ、充電ステータスの表示、および充 電終了の機能があります。プリチャージ電流および終了電 流スレッショルドは、外部抵抗を介してプログラムできま す。高速充電電流値も外部抵抗を介してプログラムできま

製品情報(1)

部品番号	パッケージ	本体サイズ (公称)
BQ24050	WSON (10)	2.00mm × 2.00mm
BQ24052	W30N (10)	2.0011111 ^ 2.0011111

利用可能なパッケージについては、このデータシートの末尾にあ る注文情報を参照してください。



概略回路図



Table of Contents

1 特長	1	7.4 Device Functional Modes	25
2 アプリケーション		7.5 Programming	25
3 概要		8 Application and Implementation	
4 Revision History		8.1 Application Information	26
5 Pin Configuration and Functions		8.2 Typical Applications	26
6 Specifications		9 Power Supply Recommendations	28
6.1 Absolute Maximum Ratings ⁽¹⁾	5	10 Layout	29
6.2 ESD Ratings		10.1 Layout Guidelines	29
6.3 Recommended Operating Conditions ⁽¹⁾		10.2 Layout Example	29
6.4 Thermal Information		10.3 Thermal Considerations	30
6.5 Electrical Characteristics		11 Device and Documentation Support	<mark>31</mark>
6.6 Timing Requirements		11.1 Device Support	<mark>31</mark>
6.7 Switching Characteristics		11.2 Documentation Support	31
6.8 Typical Characteristics		11.3ドキュメントの更新通知を受け取る方法	<mark>31</mark>
7 Detailed Description		11.4 サポート・リソース	31
7.1 Overview		11.5 Trademarks	31
7.2 Functional Block Diagram		11.6 静電気放電に関する注意事項	31
7.3 Feature Description		11.7 用語集	
·			

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

С	hanges from Revision C (December 2014) to Revision D (May 2021)	Page
•	ドキュメント全体にわたって表、図、相互参照の採番方法を更新	1
•	データシートから BQ24055 を削除。	
•	「アプリケーション」の一覧を変更	
•	Deleted PG pin information from the Specifications section	<mark>5</mark>
•	Moved T _{stq} From: ESD Ratings To: Absolute Maximum Ratings	5
•	Changed the Handling Ratings table To: ESD Ratings table	
•	Changed I _{BD-Sink} minimum from 7 mA to 6 mA	
•	Changed I _{IH} Source current required for HI from 8 μA to 9.6 μA	<mark>6</mark>
•	Deleted graphs "OVP 8-V Adapter – Hot Plug" and "OVP from Normal Operation" from the <i>Power Up, OVP, Disable and Enable Waveforms</i> section	11 ction
	Changed text From: "2-mm × 2-mm or 2-mm × 3-mm single-cell Li-lon" To: "2-mm × 2-mm single-cel	
•	lon" in the first paragraph of the Overview section	
•	Deleted the PG pin information from the <i>Feature Description</i> section	
•	Deleted text "the \overline{PG} pin goes low." from the Overvoltage Protection (OVP) – Continuously Monitored	
	section	
•	Deleted the PG pin information from the Device Functional Modes section	
•	Deleted the PG pin information from the Application and Implementation section	
•	Removed the Vpg curve from ⊠ 8-3 and ⊠ 8-4	27
С	hanges from Revision B (June 2012) to Revision C (December 2014)	Page
•	「取り扱い定格」の表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セン、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクシ「メカニカル、パッケージ、および注文情報」セクションを追加	ョン、
С	hanges from Revision A (September 2009) to Revision B (June 2012)	Page
•	リチウムイオンのすべてのオカレンスを以下のように変更:リチウムイオンとリチウムポリマ	1



JAJSL78D - SEPTEMBER 2009 - REVISED MAY 2021



Changes from Revision * (August 2009) to Revision A (September 2009)

Page

- 文書のステータスを以下のように変更:「製品プレビュー」から「量産データ」......1



5 Pin Configuration and Functions




図 5-1. DSQ Package 10-Pin WSON With Exposed Thermal Pad BQ24050/BQ24052 Top View

表 5-1. Pin Functions

F	PIN		DESCRIPTION
NAME	NO.	I/O	DESCRIPTION
CHG	8	0	Low (FET on) indicates charging and Open Drain (FET off) indicates no Charging or Charge complete.
D+	5	ı	USB port D+ input connection
D-	6	ı	USB port D- input connection
IN	1	ı	Input power, connected to external DC supply (AC adapter or USB port). Expected range of bypass capacitors 1 μ F to 10 μ F, connect from IN to V _{SS} .
ISET	2	I	Programs the Fast-charge current setting. External resistor from ISET to VSS defines fast charge current value. Range is 52.3k (10 mA) to 540 Ω (1 A).
ISET2	7	1	Programming the Input/Output Current Limit for the USB or Adaptor source: High = 500 mA max, Low = ISET, FLOAT = 100 mA max. D+D— Detection initially sets the charge threshold and requires ISET2 to change states to take control.
OUT	10	0	Battery Connection. System Load may be connected. Average load should not be excessive, allowing battery to charge within the 10-hour safety timer window. Expected range of bypass capacitors 1 µF to 10 µF.
PRE-TERM	4	ı	Programs the Current Termination Threshold (5 to 50% of lout which is set by ISET) and Sets the Precharge Current to twice the Termination Current Level.
			Expected range of programming resistor is 1k to 10 k Ω (2k: $I_{OUT}/10$ for term; $I_{OUT}/5$ for precharge)
TS	9 (1)	I	Temperature sense pin connected to '50 — 10k at 25°C NTC thermistor, '52 — 100k NTC at 25°C, in the battery pack. Floating TS Pin or pulling High puts part in TTDM and disable TS monitoring, Timers and Termination. Pulling pin Low disables the IC (CE function). If NTC sensing is not needed, connect this pin to VSS through an external '50 — 10-k Ω /'52—100-k Ω resistor. A '50 — 250-k Ω /'52 880-k Ω from TS to ground will prevent IC entering TTDM when battery with thermistor is removed.
VSS	3	-	Ground terminal
Thermal Pad	Pad 2x2mm ²	_	There is an internal electrical connection between the exposed thermal pad and the VSS pin of the device. The thermal pad must be connected to the same potential as the VSS pin on the printed circuit board. Do not use the thermal pad as the primary ground input for the device. VSS pin must be connected to ground at all times.

(1) Spins have different pin definitions



6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Input Voltage	IN (with respect to VSS)	-0.3	30	V
	OUT (with respect to VSS)	-0.3	7	V
	PRE-TERM, ISET, ISET2, TS, CHG, D+, D-, (with respect to VSS)	-0.3	7	V
Input Current	IN		1.25	А
Output Current (Continuous)	OUT		1.25	А
Output Sink Current	CHG		15	mA
Junction temperature, T _J		-40	150	°C
T _{stg}	Storage temperature range	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to the network ground terminal unless otherwise noted.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±3000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions⁽¹⁾

		MIN	NOM	UNIT
V	IN voltage range	3.5	28	V
V _{IN}	IN operating voltage range, Restricted by V _{DPM} and V _{OVP}	4.45	6.45	V
I _{IN}	Input current, IN pin		1.0	Α
I _{OUT}	Current, OUT pin		1.0	Α
TJ	Junction temperature	0	125	°C
R _{PRE-TERM}	Programs precharge and termination current thresholds	1	10	kΩ
R _{ISET}	Fast-charge current programming resistor	0.540	52.3	kΩ
D	10k NTC thermistor range without entering TTDM, BQ24050	1.66	258	kΩ
R _{TS}	100k NTC thermistor range without entering TTDM, BQ24052	24	885	kΩ

(1) Operation with V_{IN} less than 4.5 V or in drop-out may result in reduced performance.



6.4 Thermal Information

	C(top) Junction-to-case (top) thermal resistance	BQ24050 BQ24052	
	THERMAL METRIC(1)	DSQ (WSON)	UNIT
		10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	63.5	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	79.5	
$R_{\theta JB}$	Junction-to-board thermal resistance	33.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	7.8	C/VV
ΨЈВ	Junction-to-board characterization parameter	34.3	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	7.5	

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

Over junction temperature range $0^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$ and recommended supply voltage (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT						
UVLO	Undervoltage lock-out Exit	V _{IN} : 0V → 4V Update based on sim/char	3.15	3.3	3.45	V
V _{HYS_UVLO}	Hysteresis on V _{UVLO_RISE} falling	V _{IN} : 4V→0V, V _{UVLO_FALL} = V _{UVLO_RISE} -V _{HYS-UVLO}	175	230	280	mV
V _{IN-DT}	Input power good detection threshold is V _{OUT} + V _{IN-DT}	(Input power good if $V_{IN} > V_{OUT} + V_{IN-DT}$); $V_{OUT} = 3.6V, V_{IN}: 3.5V \rightarrow 4V$	30	80	145	mV
V _{HYS-INDT}	Hysteresis on V _{IN-DT} falling	V_{OUT} = 3.6V, V_{IN} : 4V \rightarrow 3.5V		31		mV
V _{OVP}	Input overvoltage protection threshold	V_{IN} : 5V \rightarrow 7V (50/52)	6.5	6.65	6.8	V
V _{HYS-OVP}	Hysteresis on OVP	V_{IN} : 11V \rightarrow 5V		95		mV
	LICE (Adente along in a standard	Feature active in USB mode; Limit Input Source Current to 50mA; V _{OUT} = 3.5V; R _{ISET} = 825Ω	4.34	4.4	4.46	
V _{IN-DPM}	USB/Adaptor low input voltage protection. Restricts lout at V _{IN-DPM}	Feature active in Adaptor mode; Limit Input Source Current to 50mA; V _{OUT} = 3 .5V; R _{ISET} = 825Ω	4.24	4.3	4.36	V
	USB input I-Limit 100 mA	ISET2 = Float; R _{ISET} = 825Ω	85	92	100	A
I _{IN-USB-CL}	USB input I-Limit 500 mA	ISET2 = High; R_{ISET} = 825 Ω	430	462	500	mA
ISET SHORT C	IRCUIT TEST					
R _{ISET_SHORT}	Highest Resistor value considered a fault (short). Monitored for lout>90mA	Riset: $600\Omega \rightarrow 250\Omega$, lout latches off. Cycle power to Reset. USB100 mode.	280		500	Ω
I _{OUT_CL}	Maximum OUT current limit Regulation (Clamp)	V_{IN} = 5V, V_{OUT} = 3.6V, V_{ISET2} = Low, Riset: 600Ω \rightarrow 250Ω, I_{OUT} latches off after $t_{\text{DGL-SHORT}}$	1.05		1.4	А
BATTERY SHO	ORT PROTECTION					
V _{OUT(SC)}	OUT pin short-circuit detection threshold/ precharge threshold	V _{OUT} : 3V → 0.5V, no deglitch	0.75	0.8	0.85	V
V _{OUT(SC-HYS)}	OUT pin Short hysteresis	Recovery ≥ V _{OUT(SC)} + V _{OUT(SC-HYS)} ; Rising, no Deglitch		77		mV
I _{OUT(SC)}	Source current to OUT pin during short-circuit detection		10	15	20	mA
QUIESCENT C	URRENT				'	
I _{OUT(PDWN)}	Battery current into OUT pin	V _{IN} = 0V			1	
I _{OUT(DONE)}	OUT pin current, charging terminated	V _{IN} = 6V, V _{OUT} > V _{OUT(REG)}			6	μA
I _{IN(STDBY)}	Standby current into IN pin	TS = LO, V _{IN} ≤ 6V	,		125	μA
I _{CC}	Active supply current, IN pin	TS = open, V_{IN} = 6V, TTDM – no load on OUT pin, V_{OUT} > $V_{OUT(REG)}$, IC enabled		0.8	1	mA
BATTERY CHA	ARGER FAST-CHARGE				'	
V _{OUT(REG)}	Battery regulation voltage	V _{IN} = 5.5V, I _{OUT} = 25mA, V _{TS-45°C} ≤ V _{TS} ≤ V _{TS-0°C}	4.16	4.20	4.23	V

6.5 Electrical Characteristics (continued)

Over junction temperature range 0° C $\leq T_{.1} \leq 125^{\circ}$ C and recommended supply voltage (unless otherwise noted)

Over junction		25°C and recommended supply voltage	(unless oth	nerwise no	ted)	
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{O_HT(REG)}$	Battery hot regulation Voltage	$V_{IN} = 5.5V, I_{OUT} = 25mA, V_{TS-60^{\circ}C} \le V_{TS} \le V_{TS-45^{\circ}C}$	4.02	4.06	4.1	V
I _{OUT(RANGE)}	Programmed Output "fast charge" current range	$V_{OUT(REG)} > V_{OUT} > V_{LOWV}$, $V_{IN} = 5V$, ISET2=Lo, $R_{ISET} = 675$ to $10.8k\Omega$	10		800	mA
V _{DO(IN-OUT)}	Drop-Out, VIN – VOUT	Adjust VIN down until I_{OUT} = 0.5A, V_{OUT} = 4.15V, R_{ISET} = 675 , ISET2 = Lo (Adaptor Mode); $Tj \le 100^{\circ}C$		325	500	mV
I _{OUT}	Output "fast charge" formula	V _{OUT(REG)} > V _{OUT} > V _{LOWV} , V _{IN} = 5V, ISET2 = Lo		K _{ISET} /R _{ISET}		Α
		R _{ISET} = K _{ISET} /I _{OUT} 50 < I _{OUT} < 1 A	510	540	570	
K _{ISET}	Fast charge current factor	R _{ISET} = K _{ISET} /I _{OUT} 25 < I _{OUT} < 50 mA	480	527	600	ΑΩ
		R _{ISET} = K _{ISET} /I _{OUT} 10 < I _{OUT} < 25 mA	350	520	680	
PRECHARGE -	SET BY PRETERM PIN					
V _{LOWV}	Precharge to fast-charge transition threshold		2.4	2.5	2.6	V
t _{DGL1(LOWV)}	Deglitch time on precharge to fast- charge transition			70		μs
I _{PRE-TERM}	Refer to the Termination Section					
%PRECHG	Precharge Current Level, Default Setting	V _{OUT} < V _{LOWV} ; R _{PRE-TERM} = High Z (≥13kΩ); R _{ISET} = 1k	18	20	22	%I _{OUT-CC}
	Precharge current formula	$R_{PRE-TERM} = K_{PRE-CHG} (\Omega/\%) \times \%_{PRE-CHG} (\%)$	R _{PRI}	E-TERM/KPRE-C	CHG	
IZ	W Burchara Faster	$\begin{split} &V_{OUT} < V_{LOWV}, V_{IN} = 5V, R_{PRE-TERM} = 2k \text{ to } 10k\Omega; \\ &R_{ISET} = 1080\Omega , R_{PRE-TERM} = K_{PRE-CHG} \times \%I_{FAST-CHG}, \\ &\text{CHG}, \text{where} \%I_{FAST-CHG} \text{ is } 20 \text{ to } 100\% \end{split}$	90	100	110	Ω/%
K _{PRE-CHG}	% Precharge Factor	$\begin{split} &V_{OUT} < V_{LOWV}, V_{IN} = 5V, R_{PRE-TERM} = 1k \; to \; 2k\Omega; \\ &R_{ISET} = 1080\Omega, R_{PRE-TERM} = K_{PRE-CHG} \times \% I_{FAST-CHG}, \\ &\text{where} \; \% I_{FAST-CHG} \; is \; 10\% \; to \; 20\% \end{split}$	84	100	117	Ω/%
TERMINATION -	- SET BY PRE-TERM PIN					
0/	Termination Current Threshold, Default Setting	$V_{OUT} > V_{RCH}$; $R_{PRE-TERM}$ = High Z (\geq 13k Ω); R_{ISET} = 1k	9	10	11	%I _{OUT-CC}
%TERM	Termination Current Threshold Formula	$R_{PRE-TERM} = K_{TERM} (\Omega/\%) \times \%TERM (\%)$	R _{PI}	RE-TERM/ KTER	RM	
V.	W Tama Factor	$\begin{split} &V_{OUT} > V_{RCH}, \ V_{IN} = 5V, \ R_{PRE-TERM} = 2k \ to \ 10k\Omega \ ; \\ &R_{ISET} = 750\Omega; \ K_{TERM} \times \ \%l_{FAST-CHG}, \\ &where \ \%l_{FAST-CHG} \ is \ 10 \ to \ 50\% \end{split}$	182	200	216	0/0/
K _{TERM}	% Term Factor	$\begin{split} &V_{OUT} > V_{RCH}, \ V_{IN} = 5V, \ R_{PRE-TERM} = 1k \ to \ 2k\Omega \ ; \\ &R_{ISET} = 750\Omega; \ K_{TERM} \times \% I_{FAST-CHG}, \\ &where \ \% I_{FAST-CHG} \ is \ 5 \ to \ 10\% \end{split}$	174	199	224	Ω/%
I _{PRE-TERM}	Current for programming the term. and precharge with resistor. $I_{\text{Term-Start}}$ is the initial PRE-TERM curent.	R _{PRE-TERM} = 2k, V _{OUT} = 4.15V	71	75	81	μА
%TERM	Termination current formula		F	R _{TERM} / K _{TERM}		
I _{Term-Start}	Elevated PRE-TERM current for, t _{Term-Start} , during start of charge to prevent recharge of full battery,		80	85	92	μΑ
RECHARGE OF	REFRESH		1			
.,	Recharge detection threshold – Normal Temp	V_{IN} = 5V, V_{TS} = 0.5V, V_{OUT} : 4.25V \rightarrow V_{RCH}	V _{O(REG)} - 0.120	V _{O(REG)} – 0.095	V _{O(REG)} – 0.070	V
V _{RCH}	Recharge detection threshold – Hot Temp	V_{IN} = 5V, V_{TS} = 0.2V, V_{OUT} : 4.15V \rightarrow V_{RCH}	V _{O_HT(REG)} -0.130	V _{O_HT(REG)} -0.105	V _{O_HT(REG)} -0.080	V
BATTERY DETE	ECT ROUTINE ⁽¹⁾		-			
V _{REG-BD}	VOUT Reduced regulation during battery detect	V _{IN} = 5V, V _{TS} = 0.5V, Battery Absent	V _{O(REG)} - 0.450	V _{O(REG} - 0.400	V _{O(REG)} - 0.350	V
I _{BD-SINK}	Sink current during V _{REG-BD}	VIN - 54, VIS - 6.54, Dattery Absent	6		10	mA
V _{BD-HI}	High battery detection threshold	V _{IN} = 5V, V _{TS} = 0.5V, Battery Absent	V _{O(REG)} - 0.150	V _{O(REG)} - 0.100	V _{O(REG)} – 0.050	V
V _{BD-LO}	Low battery detection threshold	V _{IN} = 5V, V _{TS} = 0.5V, Battery Absent	V _{REG-BD}	V _{REG-BD}	V _{REG-BD}	V



6.5 Electrical Characteristics (continued)

Over junction temperature range 0°C ≤ T_J ≤ 125°C and recommended supply voltage (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BATTERY-PACK	(NTC MONITOR ⁽²⁾					
I _{NTC-10k}	NTC bias current; 10k NTC thermistor, BQ24050	V _{TS} = 0.3V	48	50	52	μA
I _{NTC-100k}	NTC bias current; 100k NTC thermistor, BQ24052	V _{TS} = 0.3V	4.8	5	5.2	μA
I _{NTC-DIS-10k}	BQ24050 bias current when Charging is disabled.	V _{TS} = 0V	27	30	34	μA
I _{NTC-DIS-100k}	BQ24052 bias current when Charging is disabled.	V _{TS} = 0V	4.4	5	5.8	μA
I _{NTC-FLDBK-10k}	INTC is reduced prior to entering TTDM to keep cold thermistor from entering TTDM, BQ24050	V _{TS} : Set to 1.525V	4	5	6.5	μА
I _{NTC-FLDBK-100k}	INTC is reduced prior to entering TTDM to keep cold thermistor from entering TTDM, BQ24052	V _{TS} : Set to 1.525V	1.1	1.5	1.9	μΑ
V _{TTDM(TS)}	Termination and timer disable mode Threshold – Enter	V_{TS} : 0.5V \rightarrow 1.7V; Timer Held in Reset	1550	1600	1650	mV
V _{HYS-TTDM(TS)}	Hysteresis exiting TTDM	V _{TS} : 1.7V → 0.5V; Timer Enabled		100		mV
V _{CLAMP(TS)}	TS maximum voltage clamp	V _{TS} = Open (Float)	1800	1950	2000	mV
V _{TS_I-FLDBK}	TS voltage where INTC is reduce to keep thermistor from entering TTDM	INTC adjustment (90 to 10%; 45 to 6.6uA) takes place near this spec threshold. $V_{TS}{:}~1.425V \rightarrow 1.525V$		1475		mV
C _{TS}	Optional Capacitance – ESD			0.22		μF
V _{TS-0°C}	BQ2405x Low temperature CHG Pending	Low Temp Charging to Pending; V_{TS} : 1V \rightarrow 1.5V	1205	1230	1255	mV
V _{HYS-0°C}	Hysteresis at 0°C	Charge pending to low temp charging; V_{TS} : 1.5V \rightarrow 1V		86		mV
V _{TS-10°C}	Low temperature, half charge	Normal charging to low temp charging; V_{TS} : 0.5V \rightarrow 1V	765	790	815	mV
V _{HYS-10°C}	Hysteresis at 10°C	Low temp charging to normal CHG; V_{TS} : 1V \rightarrow 0.5V		35		mV
V _{TS-45°C}	High temperature at 4.1V	Normal charging to high temp CHG; V_{TS} : 0.5V \rightarrow 0.2V	263	278	293	mV
V _{HYS-45°C}	Hysteresis at 45°C	High temp charging to normal CHG; V_{TS} : 0.2V \rightarrow 0.5V		10.7		mV
V _{TS-60°C}	High temperature Disable	High temp charge to pending; V_{TS} : 0.2V \rightarrow 0.1V	170	178	186	mV
V _{HYS-60°C}	Hysteresis at 60°C	Charge pending to high temp CHG; V_{TS} : 0.1V \rightarrow 0.2V		11.5		mV
V _{TS-EN-10k}	Charge Enable Threshold, (10k NTC)	V_{TS} : 0V \rightarrow 0.175V;	80	88	96	mV
V _{TS-DIS_HYS-10k}	HYS below V _{TS-EN-10k} to Disable, (10k NTC)	V_{TS} : 0.125V \rightarrow 0V;		12		mV
V _{TS-EN-100k}	Charge Enable Threshold, (100k NTC)	V _{TS} : 0V → 0.175V	140	150	160	mV
V _{TS-DIS_HYS-100k}	HYS below V _{TS-EN-100k} to Disable, (100k NTC)	V_{TS} : 0.125V \to 0V;		50		mV
THERMAL REG	ULATION					
T _{J(REG)}	Temperature regulation limit			125		°C
T _{J(OFF)}	Thermal shutdown temperature			155		°C
T _{J(OFF-HYS)}	Thermal shutdown hysteresis			20		°C
LOGIC LEVELS	ON ISET2					
V _{IL}	Logic LOW input voltage	Sink more than 8µA			0.4	V
V _{IH}	Logic HIGH input voltage	Source more than 8µA	1.4			V
I _{IL}	Sink current required for LO		2		9	μA
I _{IH}	Source current required for HI		1.1		9.5	μA

6.5 Electrical Characteristics (continued)

Over junction temperature range $0^{\circ}\text{C} \le T_{\text{J}} \le 125^{\circ}\text{C}$ and recommended supply voltage (unless otherwise noted)

,	15		(,	
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{FLT}	ISET2 Float Voltage		650	900	1200	mV
D+/D- DETECT	ION – BQ2405x					
V _{D+}	Bias at D+, during detection routine	Can source at least 200µA	0.475	0.6	0.7	V
I _{D+}	Current Limit at D+ pin, during detection routine	V _{D+} = 0V			1.5	mA
I _D _	Current Sink at D– pin, during detection routine	V _D _ = 0.5V	50	100	150	μА
I _{D+_LEAK}	D+ leakage when not in detection mode	V _{D+} = 5V			1	μΑ
I _{DLEAK}	D– leakage when not in detection mode	V _D _ = 5V			1	μА
V _{DPDM_0.4V}	D– Comparator Threshold Rising		0.35		0.45	V
V _{DPDM_HYS_0.4V}	D– Comparator Hysteresis			42		mV
V _{DPDM_0.8V}	D+/D– Comparator Threshold Rising		0.75		0.875	V
V _{DPDM_HYS_0.8V}	D+/D– Comparator Hysteresis			42		mV
LOGIC LEVELS	ON CHG					
V _{OL}	Output LOW voltage	I _{SINK} = 5mA			0.4	V
I _{lkg}	Leakage current into IC	V _{CHG} = 5V			1	μA

⁽¹⁾ In Hot Mode $V_{O(REG)}$ becomes $V_{O_HT(REG)}$

⁽²⁾ TS pin: BQ24050: 10k NTC; BQ24052: 100k NTC; see セクション 7.3.11 for thermistor information.



6.6 Timing Requirements

		MIN	NOM	MAX	UNIT
PRECHARGE	– SET BY PRETERM PIN				
t _{DGL2(LOWV)}	Deglitch time on fast-charge to precharge transition		32		ms
TERMINATION	I – SET BY PRE-TERM PIN				
t _{DGL(TERM)}	Deglitch time, termination detected		29		ms
t _{Term-Start}	Elevated termination threshold initially active for t _{Term-Start}	1.25			min
BATTERY-PAG	CK NTC MONITOR ⁽²⁾				
t _{DGL(TTDM)}	Deglitch exit TTDM between states		57		ms
	Deglitch enter TTDM between states		8		μs

6.7 Switching Characteristics


over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT					<u>'</u>	
t _{DGL(OVP-SET)}	Input overvoltage blanking time	overvoltage blanking time V_{IN} : 5V \rightarrow 12V				μs
t _{DGL(OVP-REC)}	Deglitch time exiting OVP	Time measured from V_{IN} : 12V \rightarrow 5V		30		μs
ISET SHORT CIF	RCUIT TEST					
t _{DGL_SHORT}	Deglitch time transition from ISET short to lout disable	Clear fault by cycling IN or TS		1		ms
RECHARGE OR	REFRESH				'	
t _{DGL1(RCH)}	Deglitch time, recharge threshold detected	V_{IN} = 5V, V_{TS} = 0.5V, $V_{OUT} \!\!: 4.25V \rightarrow 3.5V$ in 1µs; $t_{DGL1(RCH)}$ is time to ISET ramp		29		ms
t _{DGL2(RCH)}	Deglitch time, recharge threshold detected in OUT-Detect Mode	V_{IN} = 5V, V_{TS} = 0.5V, V_{OUT} = 3.5V inserted; $t_{\text{DGL2(RCH)}}$ is time to ISET ramp		3.6		ms
BATTERY DETE	CT ROUTINE ⁽¹⁾					
t _{DGL(HI/LOW REG)}	Regulation time at V _{REG} or V _{REG-BD}	V _{IN} = 5V, V _{TS} = 0.5V, Battery Absent		25		ms
BATTERY CHAR	RGING TIMERS AND FAULT TIMERS					
t _{PRECHG}	Precharge safety timer value	Restarts when entering precharge; Always enabled when in precharge.	1700	1940	2250	s
t _{MAXCH}	Charge safety timer value	Clears fault or resets at UVLO, TS (<i>CE</i>) disable, OUT Short, exiting LOWV and Refresh	34000	38800	45000	s
BATTERY-PACK	NTC MONITOR ⁽²⁾					
	Doglitch for TC througholds, 10°C	Normal to Cold Operation: V _{TS} : 0.6V → 1V		40		ms
t _{DGL(TS_10C)}	Deglitch for TS thresholds: 10°C	Cold to Normal Operation: V _{TS} : 1.0V → 0.6V		12		ms
t _{DGL(TS)}	Deglitch for TS thresholds: 0/45/60C.	Battery charging		30		ms
D+/D- DETECTION	ON – BQ2405x					
t _{DPDM}	DetectionTime from start of D+/D- detection to latched output	t = 0 at D– pulled-up > 0.5V or D+ pulled up externally, >0.8V		65		ms

6.8 Typical Characteristics


SETUP: BQ24050, BQ24052 typical applications schematic; V_{IN} = 5 V, V_{BAT} = 3.6 V (unless otherwise indicated) R_{ISET} = 1k; $I_{OUT\ FAST\ CHG}$ = 540 mA; $R_{PAC\ TERM}$ = 2k; $I_{OUT\ PRE\ CHG}$ = 108 mA; $I_{OUT\ TERM}$ = 54 mA

6.8.1 Power Up, Down, OVP, Disable and Enable Waveforms



Detected D– line pulled to 0.6 V and the detection routine is


図 6-1. D+ D- Detection for Adaptor Hot Plug



t - time - 100ms/div

(Device transceiver is "dead") After 500 ms, the detection routine is forced to run.


図 6-3. D+ D- Detection for USB Hot Plug No Pullup



t - time - 100ms/div

No signal detected on D+ or D–. After 500 ms, the detection routine is forced to run


図 6-2. D+ D– Detection for Unknown Source Hot Plug



t - time - 50ms/div


図 6-4. D+ D– Detection for USB Hot Plug With Pullup








6.8.2 Protection Circuits Waveforms









7 Detailed Description

7.1 Overview

The BQ2405x is a highly integrated family of 2-mm × 2-mm single-cell Li-lon and Li-Pol chargers. The charger can be used to charge a battery, power a system or both. The charger has three phases of charging: precharge to recover a fully discharged battery, fast-charge constant current to supply the buck charge safely and voltage regulation to safely reach full capacity. The charger is flexible, allowing programming of the fast-charge current, precharge current and termination. This charger is designed to work with a USB connection or adaptor (DC out). The charger also checks to see if a battery is present.

The charger also comes with a full set of safety features: JEITA Temperature Standard, Overvoltage Protection, DPM-IN, Safety Timers, and ISET short protection. All of these features and more are described in detail below.

The charger is designed for a single power path from the input to the output to charge a single cell Li-lon or Li-Pol battery pack. Upon application of a 5VDC power source the D+, D– detection routine is run to determine if the source is an Adaptor or a USB port. This feature is useful, when the battery is discharged (USB transceiver dead) or there is no transceiver, by early detection of an adaptor, thus allowing initial charging at the adaptor level. ISET and OUT short checks are performed in parallel with the detection routine to assure a proper charge cycle.

If the battery voltage is below the LOWV threshold, the battery is considered discharged and a preconditioning cycle begins. The amount of precharge current can be programmed using the PRE-TERM pin which programs a percent of fast charge current (10 to 100%) as the precharge current. This feature is useful when the system load is connected across the battery *stealing* the battery current. The precharge current can be set higher to account for the system loading while allowing the battery to be properly conditioned. The PRE-TERM pin is a dual-function pin which sets the precharge current level and the termination threshold level. The termination "current threshold" is always half of the precharge programmed current level.


Once the battery voltage has charged to the V_{LOWV} threshold, fast charge is initiated and the fast charge current is applied. The fast charge constant current is programmed using the ISET pin. The constant current provides the bulk of the charge. Power dissipation in the IC is greatest in fast charge with a lower battery voltage. If the IC reaches 125°C, the IC enters thermal regulation. Slow the timer clock by half and reduce the charge current as needed to keep the temperature from rising any further. \boxtimes 7-1 shows the charging profile with thermal regulation. Typically under normal operating conditions, the IC's junction temperature is less than 125°C and thermal regulation is not entered.

Once the cell has charged to the regulation voltage the voltage loop takes control and holds the battery at the regulation voltage until the current tapers to the termination threshold. The charge termination can be disabled if desired. The $\overline{\text{CHG}}$ pin is low (LED on) during the first charge cycle only and turns off once the charge termination threshold is reached, regardless if termination is enabled or disabled.

The TS pin monitors the voltage across the pack thermistor and implements the JEITA standard. This allows for reduced voltage regulation at hot temperatures and reduced charge currents at low temperatures. The TS pin incorporates a chip disable feature when pulled low and an Termination and Timer Disable Mode (TTDM) feature when left floating or pulled high.



7.2 Functional Block Diagram








図 7-1. Charging Profile With Thermal Regulation

7.3 Feature Description

7.3.1 Power Down, or Undervoltage Lockout (UVLO)

The BQ2405x family is in power down mode if the voltage of the IN pin is less than UVLO. The part is considered *dead* and all the pins are high impedance. Once the IN voltage rises above the UVLO threshold the IC enters Sleep Mode or Active mode depending on the voltage of the OUT pin (battery).

7.3.2 Power Up

The IC is alive after the IN voltage ramps above UVLO (see t = 7.4.1), resets all logic and timers, and starts to perform the D+D- detection along with many of the continuous monitoring routines. The D+/D- detection typically take less than 100 ms, but can take as long as 600 ms if there is no activity on the D+ or D- lines which indicates the device transceiver nor an adaptor is present. Typically the input voltage quickly rises through the UVLO and sleep states where the IC declares power good, starts the qualification charge at 100 mA, finishes the USB detection routine, sets the input current limit threshold base on the source detected (ISET=adaptor or 100mA=USB), starts the safety timer, and enables the \overline{CHG} pin. See $\boxed{2}$ 7-3.

7.3.3 D+, D- Detection

This detection is designed to give the charger advance notice that an adaptor or USB port is connect for the cases where the battery is discharged and device transceiver is not able to communicate with a USB host or there is not a device transceiver. If an adaptor is detected, then the charger can immediately start charging at the programmed ISET level. Without this early detection, the charger would have to default to the 100-mA input current level to make sure it was not over-loading a low power USB port. The detection method monitors the D+, D- communication lines looking for a short between the lines (Adaptor source connected) or pulldown resistors on D+, D- (USB source connected) to determine what source is connected (no USB communication takes place). If an adaptor source is detected then the charger will transition from the 100 mA startup level to the ISET programmed current level. If a USB port is detected, the input current limit will stay at the 100 mA level. If a different charge level is desired, than the one detected, the host has to change the state of the ISET2 pin (signals the internal logic to start using the ISET2 as the program pin) and then set to the desired state.

The D+ and D- pin connections inside the charger are disconnected within 100 ms of the D+ or D- lines being pulled high (start of detection), to minimize any interaction between the charger detection pins and the USB normal communications. If the device transceiver is able to communicate with the USB host, communication

typically starts after 100 ms after the device has pulled the D+ or D- line high indicating it is "on line", and by then the IC detection is complete and has been disconnected. The device host then may change the ISET2 level or disable the IC by pulling the TS pin low.

7.3.4 New Charge Cycle

A new charge cycle is started when a good power source is applied, performing a chip disable/enable (TS pin), exiting Termination and Timer Disable Mode (TTDM), detecting a battery insertion or the OUT voltage dropping below the VRCH threshold. The \overline{CHG} pin is active low only during the first charge cycle, therefore exiting TTDM or a dropping below VRCH will not turn on the \overline{CHG} pin FET, if the \overline{CHG} pin is already high impedance.




図 7-2. TS Battery Temperature Bias Threshold and Deglitch Timers




図 7-3. Power Up Flow Diagram

7.3.5 Overvoltage Protection (OVP) - Continuously Monitored

If the input source applies an overvoltage, the pass FET, if previously on, turns off after a deglitch, $t_{BLK(OVP)}$. The timer ends and the \overline{CHG} pin goes to a high impedance state. Once the overvoltage returns to a normal voltage, timer continues, charge continues and the \overline{CHG} pin goes low after a 25-ms deglitch.

7.3.6 CHG Pin Indication

The charge pin has an internal open drain FET which is on (pulls down to V_{SS}) during the first charge only (independent of TTDM) and is turned off once the battery reaches voltage regulation and the charge current tapers to the termination threshold set by the PRE-TERM resistor.

The charge pin will be high impedance in sleep mode and OVP and return to its previous state when the condition is removed.

Cycling input power, pulling the TS pin low and releasing or entering precharge mode will cause the CHG pin to reset and is considered the start of a first charge.

7.3.7 CHG LED Pullup Source

For host monitoring, a pullup resistor is used between the STATUS pin and the V_{CC} of the host and for a visual indication a resistor in series with an LED is connected between the STATUS pin and a power source. If the \overline{CHG} source can exceed 7 V, a 6.2-V Zener diode should be used to clamp the voltage. If the source is the OUT pin, note that as the battery changes voltage, the brightness of the LEDs vary.

CHARGING STATE	CHG FET/LED			
1st Charge	ON			
Refresh Charge				
OVP	OFF			
SLEEP				
TEMP FAULT	ON for 1st Charge			

7.3.8 Input DPM Mode (V_{IN}-DPM or IN-DPM)

The IN-DPM feature is used to detect an input source voltage that is folding back (voltage dropping), reaching its current limit due to an excessive load. When the input voltage drops to the $V_{\text{IN-DPM}}$ threshold the internal pass FET starts to reduce the current until there is no further drop in voltage at the input. This would prevent a source with voltage less than $V_{\text{IN-DPM}}$ to power the out pin. This works well with current limited adaptors and USB ports as long as the nominal voltage is above 4.3 V and 4.4 V respectively. This is an added safety feature that helps protect the source from excessive loads.

7.3.9 OUT

The OUT pin of the charger provides current to the battery and to the system, if present. This IC can be used to charge the battery plus power the system, charge just the battery or just power the system (TTDM) assuming the loads do not exceed the available current. The OUT pin is a current limited source and is inherently protected against shorts. If the system load ever exceeds the output programmed current threshold, the output will be discharged unless there is sufficient capacitance or a charged battery present to supplement the excessive load.

7.3.10 ISET

An external resistor is used to Program the Output Current (10 mA to 1.0 A) and can be used as a current monitor.

$$R_{ISET} = K_{ISET} \div I_{OUT} \tag{1}$$


Where:

I_{OUT} is the desired fast charge current;

K_{ISET} is a gain factor found in the electrical specification

For greater accuracy at lower currents, part of the sense FET is disabled to give better resolution. 🗵 6-12 shows the transition from low current to higher current. Going from higher currents to low currents, there is hysteresis and the transition occurs around 0.15 A.

The ISET resistor is short protected and will detect a resistance lower than $*340 \Omega$. The detection requires at least 80 mA of output current. If a "short" is detected, then the IC will latch off and can only be reset by cycling the power. The OUT current is internally clamped to a maximum current between 1.05 A and 1.4 A and is independent of the ISET short detection circuitry, as shown in \boxtimes 7-5. Also, see \boxtimes 8-2 and \boxtimes 6-8.






図 7-5. Programmed / Clamped Out Current

7.3.11 TS

The TS pin is designed to follow the new JEITA temperature standard for Li-Ion and Li-Pol batteries. There are now four thresholds, 60° C, 45° C, 10° C, and 0° C. Normal operation occurs from 10° C to 45° C. If between 0° C and 10° C the charge current level is cut in half and if between 45° C and 60° C the regulation voltage is reduced to 4.1 Vmax, see $\boxed{2}$ 7-4. The TS feature is implemented using an internal 50- μ A current source to bias the thermistor (BQ24050 designed for use with a 10° k NTC β = 3370 (SEMITEC 103AT-2 or Mitsubishi TH05-3H103F), and BQ24052 with a 100° k NTC β = 3540 (Mitsubishi TH05-36104F) or equivalent) connected from the TS pin to V_{SS} . If this feature is not needed, a fixed 10° k can be placed between TS and V_{SS} to allow normal operation. This may be done if the host is monitoring the thermistor and then the host would determine when to pull the TS pin low to disable charge.

The TS pin has two additional features, when the TS pin is pulled low or floated/driven high. A low disables charge (similar to a CE feature) and a high puts the charger in TTDM.

Above 60°C or below 0°C the charge is disable. Once the thermistor reaches \approx -10°C the TS current folds back to keep a cold thermistor (from -10°C to -50°C) from placing the IC in the TTDM mode. If the TS pin is pulled low into disable mode, the current is reduce to \approx 30 μ A, see \approx 7-2. Because the I_{TS} current is fixed along with the temperature thresholds, it is not possible to use thermistor values other than the 10k and 100k.

7.3.12 Termination and Timer Disable Mode (TTDM) -TS Pin High

The battery charger is in TTDM when the TS pin goes high from removing the thermistor (removing battery pack/ floating the TS pin) or by pulling the TS pin up to the TTDM threshold.

When entering TTDM, the 10 hour safety timer is held in reset and termination is disabled. A battery detect routine is run to see if the battery was removed or not. If the battery was removed then the \overline{CHG} pin will go to its high impedance state if not already there. If a battery is detected the \overline{CHG} pin does not change states until the current tapers to the termination threshold, where the \overline{CHG} pin goes to its high impedance state if not already there (the regulated output will remain on).

The charging profile does not change (still has precharge, fast-charge constant current and constant voltage modes). This implies the battery is still charged safely and the current is allowed to taper to zero.

When coming out of TTDM, the battery detect routine is run and if a battery is detected, then a new charge cycle begins and the CHG LED turns on.

If TTDM is not desired upon removing the battery with the thermistor, one can add a 237k resistor between TS and V_{SS} to disable TTDM. This keeps the current source from driving the TS pin into TTDM. This creates ${\approx}0.1^{\circ}$ C error at hot and a ${\approx}3^{\circ}$ C error at cold.

7.3.13 Timers

The precharge timer is set to 30 minutes. The precharge current, can be programmed to offset any system load, making sure that the 30 minutes is adequate.

The fast charge timer is fixed at 10 hours and can be increased real time by going into thermal regulation, IN-DPM or if in USB current limit. The timer clock slows by a factor of 2, resulting in a clock than counts half as fast when in these modes. If either the 30 minute or 10-hour timer times out, the charging is terminated and the $\overline{\text{CHG}}$ pin goes high impedance if not already in that state. The timer is reset by disabling the IC, cycling power, or going into and out of TTDM.

7.3.14 Termination

Once the OUT pin goes above VRCH, (reaches voltage regulation) and the current tapers down to the termination threshold, the $\overline{\text{CHG}}$ pin goes high impedance and a battery detect route is run to determine if the battery was removed or the battery is full. If the battery is present, the charge current terminates. If the battery was removed along with the thermistor, then the TS pin is driven high and the charge enters TTDM. If the battery was removed and the TS pin is held in the active region, then the battery detect routine continues until a battery is inserted.

7.3.15 Battery Detect Routine

The battery detect routine should check for a missing battery while keeping the OUT pin at a useable voltage. Whenever the battery is missing the $\overline{\text{CHG}}$ pin should be high impedance.

The battery detect routine is run when entering and exiting TTDM to verify if battery is present, or run all the time if battery is missing and not in TTDM. On power up, if battery voltage is greater than V_{RCH} threshold, a battery detect routine is run to determine if a battery is present.

The battery detect routine will be disabled while the IC is in TTDM or has a TS fault. See \boxtimes 7-6 for the Battery Detect Flow diagram.

7.3.16 Refresh Threshold

After termination, if the OUT pin voltage drops to VRCH (100 mV below regulation) then a new charge is initiated, but the CHG pin remains at a high impedance (off).

7.3.17 Starting a Charge on a Full Battery

The termination threshold is raised by \$14%, for the first minute of a charge cycle so if a full battery is removed and reinserted or a new charge cycle is initiated, that the new charge terminates (less than 1 minute). Batteries that have relaxed many hours may take several minutes to taper to the termination threshold and terminate charge.






図 7-6. Battery Detect Flow Diagram

7.4 Device Functional Modes

7.4.1 Sleep Mode

If the IN pin voltage is between $V_{OUT}+V_{DT}$ and UVLO, the charge current is disabled, the safety timer counting stops (not reset) and the \overline{CHG} pins are high impedance. As the input voltage rises and the charger exits sleep mode, the safety timer continues to count, charge is enabled and the \overline{CHG} pin returns to its previous state.

7.5 Programming

7.5.1 PRE_TERM - Precharge and Termination Programmable Threshold

Pre-Term is used to program both the precharge current and the termination current threshold, on the BQ2405x. The precharge current level is a factor of two higher than the termination current level. The termination can be set between 5 and 50% of the programmed output current level set by ISET. If left floating the termination and precharge are set internally at 10/20%, respectively. The precharge-to-fast-charge, V_{lowy} threshold is set to 2.5 V.

$$R_{PRE-TERM} = \% Term \times K_{TERM} = \% Pre-CHG \times K_{PRE-CHG}$$
 (2)

Where:


%Term is the percent of fast charge current where termination occurs; %Pre-CHG is the percent of fast charge current that is desired during precharge; K_{TERM} and $K_{PRE-CHG}$ are gain factors found in the electrical specifications.

7.5.2 ISET2

Is a 3-state input and programs the Input Current Limit/Regulation Threshold. A low will program a regulated fast charge current via the ISET resistor and is the maximum allowed input/output current for any ISET2 setting, Float will program a 100-mA Current limit and High will program a 500-mA Current limit. Note that initially the D+/D- detection will latch the charge mode according to the source detected (dedicated charger: ISET; USB Host: at 100 mA) until the ISET2 pin has changed states, indicating the processor or transceiver is controlling the pin.

The detection routine registers the input level (Low–High-Z–High) of the ISET2 pin typically 532 μ s after applying input power ($V_{IN} > 3.4 \text{ V} - \text{UVLO}$). After the detection routine is complete, which is typically 100 ms after a pullup on the D+ or D– line or after typically 570 ms if no pullup, the IC monitors the ISET2 pin for a change of state. If the state changes (Low–High-Z–High) from the one registered, for more than 5 μ s, then the "detected" latched charge mode is released and is then controlled by the ISET2 pin. The completion of the detection routine varies due to the mechanical-plugging action of the USB cable; therefore, it is best to wait \geq 600 ms after $V_{IN} > 3.4 \text{ V}$ to take control of the ISET2 pin.

The following illustration shows two configurations for driving the 3-state ISET2 pin:



8 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。


8.1 Application Information

The BQ2405x evaluation module (EVM) is used to perform a stand-alone evaluation for the BQ2405x device family. Refer to the 0.8-A, Single-Input, Single-Cell Li-Ion Battery Charger User's Guide for details.

8.2 Typical Applications

8.2.1 BQ2405x Charger Application Design Example

The BQ2405x chargers are designed to deliver up to 800 mA of continuous current to the battery output when programmed with a resistor on the ISET pin and is programmed for typically 540 mA at the factory. The USB current limit modes are selected by the ISET2 pin and ISET2 pin programs the charge current using the ISET resistor.



 $I_{OUT_FAST_CHG}$ = 540 mA; $I_{OUT_PRE_CHG}$ = 108 mA; I_{OUT_TERM} = 54 mA

図 8-1. Typical Application Circuit, BQ24050, BQ24052

8.2.1.1 Design Requirements

- Supply voltage = 5 V
- Fast charge current: I_{OUT-FC} = 540 mA; ISET-pin 2
- Termination Current Threshold: %_{IOUT-FC} = 10% of Fast Charge or ≉54 mA
- Precharge Current by default is twice the termination Current or ≉108 mA
- TS Battery Temperature Sense = 10-kΩ NTC (103AT)

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 Program the Fast Charge Current, ISET

 $R_{ISET} = [K_{(ISET)} / I_{(OUT)}]$

from electrical characteristics table. . . $K_{(SFT)}$ = 540 A Ω

 $R_{ISET} = [540A\Omega/0.54A] = 1.0 k\Omega$

Selecting the closest standard value, use a 1-k Ω resistor between ISET (pin 16) and V_{SS}.

8.2.1.2.2 Program the Termination Current Threshold, ITERM

 $R_{PRE-TERM} = K_{(TERM)} \times \%_{IOUT-FC}$

 $R_{PRE-TERM} = 200\Omega/\% \times 10\% = 2 k\Omega$

Selecting the closest standard value, use a $2-k\Omega$ resistor between ITERM (pin 15) and Vss.

One can arrive at the same value by using 20% for a precharge value (factor of 2 difference).

 $R_{PRE-TERM} = K_{(PRE-CHG)} \times \%_{IOUT-FC}$

 $R_{PRE-TERM} = 100\Omega/\% \times 20\% = 2 k\Omega$

8.2.1.2.3 TS Function

Use a 10-k Ω NTC thermistor in the battery pack (103AT).

To disable the temp sense function, use a fixed 10-k Ω resistor between the TS (Pin 1) and V_{SS}.

8.2.1.2.4 CHG

LED Status: connect a 1.5-k Ω resistor in series with a LED between the OUT pin and the \overline{CHG} pin.


Processor Monitoring: Connect a pullup resistor between the power rail of the processor and the CHG pin.

8.2.1.2.5 Selecting IN and OUT Pin Capacitors

In most applications, all that is needed is a high-frequency decoupling capacitor (ceramic) on the power pin, input and output pins. Using the values shown on the application diagram, is recommended. After evaluation of these voltage signals with real system operational conditions, one can determine if capacitance values can be adjusted toward the minimum recommended values (DC load application) or higher values for fast high amplitude pulsed load applications. Note if designed for high input voltage sources (bad adaptors or wrong adaptors), the capacitor needs to be rated appropriately. Ceramic capacitors are tested to 2x their rated values so a 16-V capacitor may be adequate for a 30-V transient (verify tested rating with capacitor manufacturer).

8.2.1.3 Application Curves





9 Power Supply Recommendations

The devices are designed to operate from an input voltage supply range between 3.5 V and 28 V and current capability of at least the maximum designed charge current. This input supply should be well regulated. If located more than a few inches from the BQ2405x IN and GND terminals, a larger capacitor is recommended.


10 Layout

10.1 Layout Guidelines

To obtain optimal performance, the decoupling capacitor from IN to GND (thermal pad) and the output filter capacitors from OUT to GND (thermal pad) should be placed as close as possible to the BQ2405x, with short trace runs to both IN, OUT and GND (thermal pad).

- All low-current GND connections should be kept separate from the high-current charge or discharge paths
 from the battery. Use a single-point ground technique incorporating both the small signal ground path and the
 power ground path.
- The high current charge paths into IN pin and from the OUT pin must be sized appropriately for the maximum charge current in order to avoid voltage drops in these traces
- The BQ2405x family is packaged in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the IC and the printed circuit board (PCB); this thermal pad is also the main ground connection for the device. Connect the thermal pad to the PCB ground connection. It is best to use multiple 10-mill vias in the power pad of the IC and in close proximity to conduct the heat to the bottom ground plane. The bottom ground place should avoid traces that "cut off" the thermal path. The thinner the PCB the less temperature rise. The EVM PCB has a thickness of 0.031 inches and uses 2 oz. (2.8-mill thick) copper on top and bottom, and is a good example of optimal thermal performance.

10.2 Layout Example



10.3 Thermal Considerations

The BQ2405x family is packaged in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the IC and the printed circuit board (PCB). The power pad should be directly connected to the VSS pin. Full PCB design guidelines for this package are provided in the QFN and SON PCB Attachment Application Report. The most common measure of package thermal performance is thermal impedance (θ_{JA}) measured (or modeled) from the chip junction to the air surrounding the package surface (ambient). The mathematical expression for θ_{JA} is:

$$\theta_{JA} = (T_J - T) / P \tag{3}$$

Where:

 $T_{.1}$ = chip junction temperature

T = ambient temperature

P = device power dissipation

Factors that can influence the measurement and calculation of θ_{JA} include:

- 1. Whether or not the device is board mounted
- 2. Trace size, composition, thickness, and geometry
- 3. Orientation of the device (horizontal or vertical)
- 4. Volume of the ambient air surrounding the device under test and airflow
- 5. Whether other surfaces are in close proximity to the device being tested

Due to the charge profile of Li-Ion and Li-Pol batteries the maximum power dissipation is typically seen at the beginning of the charge cycle when the battery voltage is at its lowest. Typically after fast charge begins the pack voltage increases to \$\pm 3.4\$ V within the first 2 minutes. The thermal time constant of the assembly typically takes a few minutes to heat up so when doing maximum power dissipation calculations, 3.4 V is a good minimum voltage to use. This is verified, with the system and a fully discharged battery, by plotting temperature on the bottom of the PCB under the IC (pad should have multiple vias), the charge current and the battery voltage as a function of time. The fast charge current will start to taper off if the part goes into thermal regulation.

The device power dissipation, P, is a function of the charge rate and the voltage drop across the internal PowerFET. It can be calculated from the following equation when a battery pack is being charged:

$$P = [V_{(IN)} - V_{(OUT)}] \times I_{(OUT)} + [V_{(OUT)} - V_{(OUT)}] \times I_{(OUT)}$$
(4)

The thermal loop feature reduces the charge current to limit excessive IC junction temperature. TI recommends that the design not run in thermal regulation for typical operating conditions (nominal input voltage and nominal ambient temperatures) and use the feature for nontypical situations such as hot environments or higher than normal input source voltage. With that said, the IC will still perform as described, if the thermal loop is always active.

10.3.1 Leakage Current Effects on Battery Capacity

To determine how fast a leakage current on the battery discharges, the battery is used for the calculation. The time from full to discharge can be calculated by dividing the Amp-Hour Capacity of the battery by the leakage current. For a 0.75AHr battery and a $10-\mu A$ leakage current (750mAHr/0.010mA = 75000 hours), it would take 75k hours or 8.8 years to discharge. In reality, the self discharge of the cell is much faster, so the $10~\mu A$ leakage would be considered negligible.

11 Device and Documentation Support

11.1 Device Support

11.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation see the following: QFN and SON PCB Attachment Application Report

11.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.4 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

11.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

11.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

11.7 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 16-Jul-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
BQ24050DSQR	ACTIVE	WSON	DSQ	10	3000	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	0 to 125	CVC	Samples
BQ24050DSQT	ACTIVE	WSON	DSQ	10	250	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	0 to 125	CVC	Samples
BQ24052DSQR	ACTIVE	WSON	DSQ	10	3000	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	0 to 125	CGT	Samples
BQ24052DSQT	ACTIVE	WSON	DSQ	10	250	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	0 to 125	CGT	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

www.ti.com 16-Jul-2022

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Feb-2021

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All differsions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24050DSQR	WSON	DSQ	10	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
BQ24050DSQT	WSON	DSQ	10	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
BQ24052DSQR	WSON	DSQ	10	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
BQ24052DSQT	WSON	DSQ	10	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Feb-2021




*All dimensions are nominal

7 till dillitorioriorio di o mominidi							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ24050DSQR	WSON	DSQ	10	3000	213.0	191.0	35.0
BQ24050DSQT	WSON	DSQ	10	250	213.0	191.0	35.0
BQ24052DSQR	WSON	DSQ	10	3000	213.0	191.0	35.0
BQ24052DSQT	WSON	DSQ	10	250	213.0	191.0	35.0



PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated