TEXAS INSTRUMENTS
BQ34Z100-R2
JAJSPG0 – DECEMBER 2022

BQ34Z100-R2 ワイド・レンジ・バッテリ残量計、Impedance Track™ テクノロジー採用

1 特長

- リチウムイオン、$LiFePO_4$、PbA、NiMH、NiCd ケミストリをサポート
- 特許取得済みの Impedance Track™ テクノロジーを使った容量推定 (3V～16.7KV のバッテリに対応)
  - 経時変化補償
  - 自己放電補償
- 標準構成で、最大 7000Ah のバッテリ容量をサポート
- 標準構成で、最大 8160A の充放電電流をサポート
- 外部 NTC サーミスタをサポート
- ホスト・システムとの 2 線式 I^2C および HDQ 1 線式通信インターフェイスをサポート
- SHA-1/HMAC 認証機能
- 1 または 4 LED 直接表示制御
- ポート・エクスパンダによる 5 LED 以上の表示
- 低消費電力モード (一般的なバッテリ・パックの動作範囲の条件)
  - 通常動作: < 145µA (平均値)
  - スリープ: < 84µA (平均値)
  - フル・スリープ: < 30µA (平均値)
- パッケージ: 14 ピン TSSOP

2 アプリケーション

- 軽量の電気自動車
- 医療用計測機器
- 移動無線
- 電動工具
- 無停電電源 (UPS)

3 概要


BQ34Z100-R2 デバイスは、リチウムイオン、PbA、NiMH、NiCd バッテリ向けの Impedance Track™ 残量計であり、バッテリの直列セル構成と無関係に動作します。システムの消費電力を低減するように自動的に制御される外部電圧変換回路を使って、3V～16.7KV のバッテリを簡単にサポートできます。

BQ34Z100-R2 デバイスは、I^2C ペリフェラル、HDQ ペリフェラル、1 つまたは 4 つの直接 LED、$\overline{ALERT}$ 出力ピンを含む複数のインターフェイスの選択肢を備えています。また、BQ34Z100-R2 は、5 つ以上の LED のための外部ポート・エクスパンダもサポートしています。

製品情報

部品番号(1)	パッケージ	本体サイズ (公称)
BQ34Z100-R2	TSSOP (14)	5.00mm × 4.40mm

(1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。



簡略回路図

英語版の TI 製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、www.ti.com で閲覧でき、その内容が常に優先されます。TI では翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、必ず最新版の英語版をご参照くださいますようお願いいたします。

Table of Contents

1 特長 ... 1
2 アプリケーション ... 1
3 概要 ... 1
4 Revision History ... 2
5 Pin Configuration and Functions ... 3
6 Specifications ... 4
6.1 Absolute Maximum Ratings ... 4
6.2 ESD Ratings ... 4
6.3 Recommended Operating Conditions ... 4
6.4 Thermal Information ... 5
6.5 Electrical Characteristics: Power-On Reset ... 5
6.6 Electrical Characteristics: LDO Regulator ... 5
6.7 Electrical Characteristics: Internal Temperature Sensor Characteristics ... 5
6.8 Electrical Characteristics: Low-Frequency Oscillator ... 6
6.9 Electrical Characteristics: High-Frequency Oscillator ... 6
6.10 Electrical Characteristics: Integrating ADC (Coulomb Counter) Characteristics ... 6
6.11 Electrical Characteristics: ADC (Temperature and Cell Measurement) Characteristics ... 6
6.12 Electrical Characteristics: Data Flash Memory Characteristics ... 7
6.13 Timing Requirements: HDQ Communication ... 7
6.14 Timing Requirements: I²C-Compatible Interface ... 8
6.15 Typical Characteristics ... 9
7 Functional Block Diagram ... 10
8 Application and Implementation ... 11
8.1 Application Information ... 11
8.2 Typical Applications ... 11
9 Power Supply Recommendations ... 17
10 Layout ... 18
10.1 Layout Guidelines ... 18
10.2 Layout Example ... 18
11 Device and Documentation Support ... 21
11.1 Documentation Support ... 21
11.2 ドキュメントの更新通知を受け取る方法 ... 21
11.3 サポート・リソース ... 21
11.4 Trademarks ... 21
11.5 静電気放電に関する注意事項 ... 21
11.6 用語集 ... 21
12 Mechanical, Packaging, and Orderable Information ... 21


4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

DATE	REVISION	NOTES
December 2022	*	Initial Release

Copyright © 2023 Texas Instruments Incorporated

5 Pin Configuration and Functions



Not to scale

表 5-1. Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NUMBER		
P2	1	O	LED 2 or Not Used (connect to VSS)
VEN	2	O	Active High Voltage Translation Enable. This signal is optionally used to switch the input voltage divider on/off to reduce the power consumption (typ 45 µA) of the divider network. If not used, then this pin can be left floating or tied to VSS.
P1	3	O	LED 1 or Not Used (connect to VSS). This pin is also used to drive an LED for single-LED mode. Use a small signal N-FET (Q1) in series with the LED as shown on 図 8-4.
BAT	4	I	Translated Battery Voltage Input
CE	5	I	Chip Enable. Internal LDO is disconnected from REGIN when driven low.
REGIN	6	P	Internal integrated LDO input. Decouple with a 0.1-µF ceramic capacitor to VSS.
REG25	7	P	2.5-V output voltage of the internal integrated LDO. Decouple with 1-µF ceramic capacitor to VSS.
VSS	8	P	Device ground
SRP	9	I	Analog input pin connected to the internal coulomb-counter peripheral for integrating a small voltage between SRP and SRN where SRP is nearest the BAT– connection.
SRN	10	I	Analog input pin connected to the internal coulomb-counter peripheral for integrating a small voltage between SRP and SRN where SRN is nearest the PACK– connection.
P6/TS	11	I	Pack thermistor voltage sense (use a 103AT-type thermistor)
P5/HDQ	12	I/O	Open-drain HDQ Serial communication line (target). If not used, then this pin can be left floating or tied to VSS.
P4/SCL	13	I	Target I^2C serial communication clock input. Use with a 10-kΩ pullup resistor (typical). This pin is also used for LED 4 in the four-LED mode. If not used, then this pin can be left floating or tied to VSS.
P3/SDA	14	I/O	Open-drain target I^2C serial communication data line. Use with a 10-kΩ pullup resistor (typical). This pin is also used for LED 3 in the four-LED mode. If not used, then this pin can be left floating or tied to VSS.

Copyright © 2023 Texas Instruments Incorporated

6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V_{REGIN}	Regulator Input Range	–0.3	5.5	V
V_{CC}	Supply Voltage Range	–0.3	2.75	V
V_{IOD}	Open-drain I/O pins (SDA, SCL, HDQ, VEN)	–0.3	5.5	V
V_{BAT}	Bat Input pin	–0.3	5.5	V
V_I	Input Voltage range to all other pins (P1, P2, SRP, SRN)	–0.3	VCC + 0.3	V
ESD	Human-body model (HBM), BAT pin		1.5	kV
	Human-body model (HBM), all other pins		2	kV
T_A	Operating free-air temperature range	–40	85	°C
T_F	Functional temperature range	–40	100	°C
T_{STG}	Storage temperature range	–65	150	°C
	Lead temperature (soldering, 10 s)	–40	100	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)	±2000	V
		Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002(2)	±500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

T_A =–40°C to 85°C; Typical Values at T_A = 25°C C_{LDO25} = 1.0 µF, and V_{REGIN} = 3.6 V (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V_{REGIN}	Supply Voltage	No operating restrictions	2.7		4.5	V
		No FLASH writes	2.45		2.7	V
C_{REGIN}	External input capacitor for internal LDO between REGIN and VSS	Nominal capacitor values specified. Recommend a 10% ceramic X5R type capacitor located close to the device.		0.1		µF
C_{LDO25}	External output capacitor for internal LDO between VCC and VSS		0.47	1		µF
I_{CC}	NORMAL operating-mode current	Gas Gauge in NORMAL mode, I_{LOAD} > ***Sleep Current***		145		µA
I_{SLP}	SLEEP operating-mode current	Gas Gauge in SLEEP mode, I_{LOAD} < ***Sleep Current***		84		µA
I_{SLP+}	FULLSLEEP operating-mode current	Gas Gauge in FULL SLEEP mode, I_{LOAD} < ***Sleep Current***		30		µA
V_{OL}	Output voltage, low (SCL, SDA, HDQ, VEN)	I_{OL} = 3 mA			0.4	V
$V_{OH(PP)}$	Output voltage, high	I_{OH} = –1 mA	V_{CC} – 0.5			V
$V_{OH(OD)}$	Output voltage, high (SDA, SCL, HDQ, VEN)	External pull-up resistor connected to V_{CC}	V_{CC} – 0.5			V
V_{IL}	Input voltage, low		–0.3		0.6	V

Copyright © 2023 Texas Instruments Incorporated

6.3 Recommended Operating Conditions (continued)

T_A =–40°C to 85°C; Typical Values at T_A = 25°C C_{LDO25} = 1.0 µF, and V_{REGIN} = 3.6 V (unless otherwise noted)

			MIN	NOM	MAX	UNIT
$V_{IH(OD)}$	Input voltage, high (SDA, SCL, HDQ)		1.2		6	V
V_{A1}	Input voltage range (TS)		VSS – 0.05		1	V
V_{A2}	Input voltage range (BAT)		VSS – 0.125		5	V
V_{A3}	Input voltage range (SRP, SRN)		VSS – 0.125		0.125	V
I_{LKG}	Input leakage current (I/O pins)				0.3	µA
t_{PUCD}	Power-up communication delay			250		ms

6.4 Thermal Information

THERMAL METRIC(1)		BQ34Z100-R2 TSSOP (PW) 14 PINS	UNIT
$R_{\theta JA, High K}$	Junction-to-ambient thermal resistance	103.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case(top) thermal resistance	31.9	
$R_{\theta JB}$	Junction-to-board thermal resistance	46.6	
ψ_{JT}	Junction-to-top characterization parameter	2.0	
ψ_{JB}	Junction-to-board characterization parameter	45.9	
$R_{\theta JC(bottom)}$	Junction-to-case(bottom) thermal resistance	N/A	

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics Application Report*, SPRA953.

6.5 Electrical Characteristics: Power-On Reset

T_A = –40°C to 85°C; Typical Values at TA = 25°C and V_{REGIN} = 3.6 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IT+}	Positive-going battery voltage input at REG25		2.05	2.20	2.31	V
V_{HYS}	Power-on reset hysteresis		45	115	185	mV

6.6 Electrical Characteristics: LDO Regulator

T_A = 25°C, C_{LDO25} = 1.0 µF, V_{REGIN} = 3.6 V (unless otherwise noted)(1)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V_{REG25}	Regulator output voltage	2.7 V ≤ V_{REGIN} ≤ 4.5 V, I_{OUT} ≤ 16 mA	T_A= –40°C to 85°C	2.3	2.5	2.7	V
		2.45 V ≤ V_{REGIN} < 2.7 V (low battery), I_{OUT} ≤ 3 mA	T_A = –40°C to 85°C	2.3			
I_{SHORT} (2)	Short Circuit Current Limit	V_{REG25} = 0 V	T_A = –40°C to 85°C			250	mA

(1) LDO output current, I_{OUT}, is the sum of internal and external load currents.
(2) Specified by design. Not production tested.

6.7 Electrical Characteristics: Internal Temperature Sensor Characteristics

T_A = –40°C to 85°C, 2.4 V < REG25 < 2.6 V; Typical Values at T_A = 25°C and REG25 = 2.5 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
G_{TEMP}	Temperature sensor voltage gain			–2		mV/°C

Copyright © 2023 Texas Instruments Incorporated

6.8 Electrical Characteristics: Low-Frequency Oscillator

T_A = –40°C to 85°C, 2.4 V < REG25 < 2.6 V; Typical Values at T_A = 25°C and REG25 = 2.5 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{(LOSC)}$	Operating frequency			32.768		kHz
$f_{(LEIO)}$	Frequency error(1) (2)	TA = 0°C to 60°C	–1.5%	0.25%	1.5%	
		TA = –20°C to 70°C	–2.5%	0.25%	2.5%	
		TA = –40°C to 85°C	–4%	0.25%	4%	
$t_{(LSXO)}$	Start-up time(3)			500		µs

(1) The frequency drift is included and measured from the trimmed frequency at VCC = 2.5 V, T_A = 25°C.
(2) The frequency error is measured from 32.768 kHz.
(3) The startup time is defined as the time it takes for the oscillator output frequency to be ±3%.

6.9 Electrical Characteristics: High-Frequency Oscillator

T_A = –40°C to 85°C, 2.4 V < REG25 < 2.6 V; Typical Values at T_A = 25°C and REG25 = 2.5 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{(OSC)}$	Operating frequency			8.389		MHz
$f_{(EIO)}$	Frequency error(1) (2)	T_A = 0°C to 60°C	–2%	0.38%	2%	
		T_A = –20°C to 70°C	–3%	0.38%	3%	
		T_A = –40°C to 85°C	–4.5%	0.38%	4.5%	
$t_{(SXO)}$	Start-up time(2)			2.5	5	ms

(1) The frequency error is measured from 2.097 MHz.
(2) The startup time is defined as the time it takes for the oscillator output frequency to be ±3%.

6.10 Electrical Characteristics: Integrating ADC (Coulomb Counter) Characteristics

T_A = –40°C to 85°C, 2.4 V < REG25 < 2.6 V; Typical Values at T_A = 25°C and REG25 = 2.5 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{(SR)}$	Input voltage range, $V_{(SRN)}$ and $V_{(SRP)}$	$V_{(SR)} = V_{(SRN)} – V_{(SRP)}$	–0.125		0.125	V
t_{SR_CONV}	Conversion time	Single conversion		1		s
	Resolution		14		15	bits
$V_{OS(SR)}$	Input offset			10		µV
I_{NL}	Integral nonlinearity error			±0.007%	±0.034%	FSR(2)
$Z_{IN(SR)}$	Effective input resistance(1)		2.5			MΩ
$I_{lkg(SR)}$	Input leakage current(1)				0.3	µA

(1) Specified by design. Not tested in production.
(2) Full-scale reference

6.11 Electrical Characteristics: ADC (Temperature and Cell Measurement) Characteristics

T_A = –40°C to 85°C, 2.4 V < REG25 < 2.6 V; Typical Values at T_A = 25°C and REG25 = 2.5 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{IN(ADC)}$	Input voltage range		0.05		1	V
t_{ADC_CONV}	Conversion time				125	ms
	Resolution		14		15	bits
$V_{OS(ADC)}$	Input offset			1		mV
Z_{ADC1}	Effective input resistance (TS)(1)		8			MΩ
Z_{ADC2}	Effective input resistance (BAT)(1)	BQ34Z100-R2 not measuring cell voltage	8			MΩ
		BQ34Z100-R2 measuring cell voltage		100		KΩ

Copyright © 2023 Texas Instruments Incorporated

6.11 Electrical Characteristics: ADC (Temperature and Cell Measurement) Characteristics (continued)

T_A = –40°C to 85°C, 2.4 V < REG25 < 2.6 V; Typical Values at T_A = 25°C and REG25 = 2.5 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{lkg(ADC)}$	Input leakage current(1)				0.3	µA

(1) Specified by design. Not tested in production.

6.12 Electrical Characteristics: Data Flash Memory Characteristics

T_A = –40°C to 85°C, 2.4 V < REG25 < 2.6 V; Typical Values at T_A = 25°C and REG25 = 2.5 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{DR}	Data retention(1)		10			Years
	Flash-programming write cycles(1)		20,000			Cycles
$t_{WORDPROG}$	Word programming time(1)				2	ms
I_{CCPROG}	Flash-write supply current(1)			5	10	mA

(1) Specified by design. Not tested in production.

6.13 Timing Requirements: HDQ Communication

T_A = –40°C to 85°C, 2.45 V < V_{REGIN} = V_{BAT} < 5.5 V; typical values at T_A = 25°C and V_{REGIN} = V_{BAT} = 3.6 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	NOM	MAX	UNIT
$t_{(CYCH)}$	Cycle time, host to BQ34Z100-R2		190			µs
$t_{(CYCD)}$	Cycle time, BQ34Z100-R2 to host		190	205	250	µs
$t_{(HW1)}$	Host sends 1 to BQ34Z100-R2		0.5		50	µs
$t_{(DW1)}$	BQ34Z100-R2 sends 1 to host		32		50	µs
$t_{(HW0)}$	Host sends 0 to BQ34Z100-R2		86		145	µs
$t_{(DW0)}$	BQ34Z100-R2 sends 0 to host		80		145	µs
$t_{(RSPS)}$	Response time, BQ34Z100-R2 to host		190		950	µs
$t_{(B)}$	Break time		190			µs
$t_{(BR)}$	Break recovery time		40			µs
$t_{(RISE)}$	HDQ line rising time to logic 1 (1.2 V)				950	ns
$t_{(RST)}$	HDQ Reset		1.8		2.2	s

Copyright © 2023 Texas Instruments Incorporated




図 6-1. Timing Diagrams

6.14 Timing Requirements: I²C-Compatible Interface

T_A = –40°C to 85°C, 2.45 V < V_{REGIN} = V_{BAT} < 5.5 V; typical values at T_A = 25°C and V_{REGIN} = V_{BAT} = 3.6 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	NOM	MAX	UNIT
t_r	SCL/SDA rise time				300	ns
t_f	SCL/SDA fall time				300	ns
$t_{w(H)}$	SCL pulse width (high)		600			ns
$t_{w(L)}$	SCL pulse width (low)		1.3			µs
$t_{su(STA)}$	Setup for repeated start		600			ns
$t_{d(STA)}$	Start to first falling edge of SCL		600			ns
$t_{su(DAT)}$	Data setup time		100			ns
$t_{h(DAT)}$	Data hold time		0			ns
$t_{su(STOP)}$	Setup time for stop		600			ns
t_{BUF}	Bus free time between stop and start		66			µs
f_{SCL}	Clock frequency				400	kHz




図 6-2. I²C-Compatible Interface Timing Diagrams

Copyright © 2023 Texas Instruments Incorporated

6.15 Typical Characteristics




図 6-3. $V_{(Err)}$ Across VIN (0 mA)




図 6-4. $V_{(Err)}$ Across VIN (0 mA) 9 s




図 6-5. $I_{(Err)}$





図 6-6. $T_{(Err)}$

7 Functional Block Diagram



Copyright © 2023 Texas Instruments Incorporated

8 Application and Implementation

注


以下のアプリケーション情報は、テキサス・インスツルメンツの製品仕様に含まれるものではなく、テキサス・インスツルメンツではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。また、お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

The BQ34Z100-R2 is a flexible gas gauge device with many options. The major configuration choices comprise the battery chemistry, digital interface, and display.

8.2 Typical Applications

図 8-1 is a simplified diagram of the main features of the BQ34Z100-R2. Specific implementations detailing the main configuration options are shown later in this section.



** optional to reduce divider power consumption

図 8-1. BQ34Z100-R2 Simplified Implementation

The BQ34Z100-R2 can be used to provide a single Li-ion cell gas gauge with a 5-bar LED display.




図 8-2. 1-Cell Li-ion and 5-LED Display

The BQ34Z100-R2 can also be used to provide a gas gauge for a multi-cell Li-ion battery with a 5-bar LED display.

Copyright © 2023 Texas Instruments Incorporated




図 8-3. Multi-Cell and 5-LED Display

図 8-4 shows the BQ34Z100-R2 full features enabled.




図 8-4. Full-Featured Evaluation Module EVM

8.2.1 Design Requirements

For additional design guidelines, refer to the *BQ34Z100 EVM Wide Range Impedance Track Enabled Battery Fuel Gauge User's Guide* (SLUU904).

Copyright © 2023 Texas Instruments Incorporated

8.2.2 Detailed Design Procedure

8.2.2.1 Step-by-Step Design Procedure

8.2.2.1.1 STEP 1: Review and Modify the Data Flash Configuration Data.

While many of the default parameters in the data flash are suitable for most applications, the following should first be reviewed and modified to match the intended application.

- ***Design Capacity***: Enter the value in mAh divided by *CurrScale()* for the battery, even from the “design energy” point of view.
- ***Design Energy***: Enter the value in cWh divided by *EnergyScale()* .
- ***Cell Charge Voltage Tx-Ty***: Enter the desired cell charge voltage for each JEITA temperature range.

8.2.2.1.2 STEP 2: Review and Modify the Data Flash Configuration Registers.

- ***LED_Comm Configuration***: See in the *BQ34Z100-R2 Technical Reference Manual* to aid in selection of an LED mode. Note that the pin used for the optional Alert signal is dependent upon the LED mode selected.
- ***Alert Configuration***: See the *BQ34Z100-R2 Technical Reference Manual* to aid in selection of which faults trigger the $\overline{\text{ALERT}}$ pin.
- ***Number of Series Cells***
- ***Pack Configuration***: Ensure that the VOLSEL bit is set for multicell applications and cleared for single-cell applications.

8.2.2.1.3 STEP 3: Design and Configure the Voltage Divider.

If the battery contains more than 1-s cells, a voltage divider network is required. Design the divider network, based on the formula below. The voltage division required is from the highest expected battery voltage, down to approximately 900 mV. For example, using a lower leg resistor of 16.5 KΩ where the highest expected voltage is 32000 mV:

Rseries = 16.5 KΩ (32000 mV – 900 mV)/900 mV = 570.2 KΩ

Based on price and availability, a 600-K resistor or pair of 300-K resistors could be used in the top leg along with a 16.5-K resistor in the bottom leg.

Set the ***Voltage Divider*** in the Data Flash Calibration section of the Evaluation Software to 32000 mV with *VoltScale()* =1.

Use the Evaluation Software to calibrate to the applied nominal voltage; for example, 24000 mV. After calibration, a slightly different value appears in the ***Voltage Divider*** parameter, which can be used as a default value for the project. For the applications with voltage higher than 65535 mV, please refer to the *BQ34Z100-R2 Technical Reference Manual*.

Following the successful voltage calibration, calculate and apply the value to ***Flash Update OK Cell Volt*** as: ***Flash Update OK Cell Volt*** = 2800 mV × ***Number Of Series Cells*** × 5000 / ***Voltage Divider*** */VoltScale()* .

8.2.2.1.4 STEP 4: Determine the Sense Resistor Value.

To ensure accurate current measurement, the input voltage generated across the current sense resistor should not exceed +/–125 mV. For applications with a very high dynamic range, it is allowable to extend this range to absolute maximum of +/–300 mV for overload conditions where a protector device will be taking independent protective action. In such an overloaded state, current reporting and gauging accuracy will not function correctly.

The value of the current sense resistor should be entered into both ***CC Gain*** and ***CC Delta*** parameters in the Data Flash Calibration section of the Evaluation Software.

8.2.2.1.5 STEP 5: Review and Modify the Data Flash Gas Gauging Configuration, Data, and State.

- ***Load Select***: See *Current Model Used When Load Mode = 0* and *Constant-Power Model Used When Load Mode* = 1 in the *BQ34Z100-R2 Technical Reference Manual*.
- ***Load Mode***: See *Current Model Used When Load Mode = 0* and *Constant-Power Model Used When Load Mode* = in the *BQ34Z100-R2 Technical Reference Manual*.

Copyright © 2023 Texas Instruments Incorporated

- ***Cell Terminate Voltage***: This is the theoretical voltage where the system begins to fail. It is defined as a zero state-of-charge. Generally, a more conservative level is used to have some reserve capacity. Note the value is for a single cell only.
- ***Quit Current***: Generally, this should be set to a value slightly above the expected idle current of the system.
- ***Qmax Cell 0***: Start with the C-rate value of your battery.

8.2.2.1.6 STEP 6: Determine and Program the Chemical ID.

Use the BQChem feature in the Evaluation Software to select and program the chemical ID matching your cell. If no match is found, use the procedure defined in TI's (*Mathcad Chemistry Selection Tool* (SLUC138).

8.2.2.1.7 STEP 7: Calibrate.

Follow the steps on the **Calibration** screen in the Evaluation Software. Achieving the best possible calibration is important before moving on to Step 8. For mass production, calibration is not required for single-cell applications. For multi-cell applications, only voltage calibration is required. Current and temperature may be calibrated to improve gauging accuracy if needed.

8.2.2.1.8 STEP 8: Run an Optimization Cycle.

Refer to the *Preparing Optimized Default Flash Constants for Specific Battery Types Application Report* (SLUA334B).

Copyright © 2023 Texas Instruments Incorporated

9 Power Supply Recommendations

Power supply requirements for the BQ34Z100-R2 are simplified due to the presence of the internal LDO voltage regulation. The REGIN pin accepts any voltage level between 2.7 V and 4.5 V, which is optimum for a single-cell Li-ion application. For higher battery voltage applications, a simple pre-regulator can be provided to power the bq34Z100-R2 and any optional LEDs. Decoupling the REGIN pin should be done with a 0.1-µF 10% ceramic X5R capacitor placed close to the device. While the pre-regulator circuit is not critical, special attention should be paid to its quiescent current and power dissipation. The input voltage should handle the maximum battery stack voltage. The output voltage can be centered within the 2.7-V to 4.5-V range as recommended for the REGIN pin.

For high stack count applications, a commercially available LDO is often the best quality solution, but comes with a cost tradeoff. To lower the BOM cost, the following approaches are recommended.

In 図 9-1, Q1 is used to drop the battery stack voltage to roughly 4 V to power the BQ34Z100-R2 REGIN pin and also to feed the anode of any LEDs used in the application. To avoid unwanted quiescent current consumption, R1 should be set as high as is practical. It is recommended to use a low-current Zener diode.




図 9-1. Q1 Dropping Battery Stack Voltage to 4 V

Alternatively, if the range of a high-voltage battery stack can be well defined, a simple source follower based on a resistive divider can be used to lower the BOM cost and the quiescent current. For example:




図 9-2. Source Follower on a Resistive Divider

Power dissipation of the linear pre-regulator may become an important design decision when multiple LEDs are employed in the application. For example, the BQ34Z100-R2 EVM uses a pair of FETs in parallel to inexpensively dissipate enough power for 10-LED evaluation.

Copyright © 2023 Texas Instruments Incorporated

10 Layout

10.1 Layout Guidelines

10.1.1 Introduction

Attention to layout is critical to the success of any battery management circuit board. The mixture of high-current paths with an ultralow-current microcontroller creates the potential for design issues that are not always trivial to solve. Some of the key areas of concern are described in the following sections, and can help to enable success.

10.1.2 Power Supply Decoupling Capacitor

Power supply decoupling from VCC to ground is important for optimal operation of the gas gauge. To keep the loop area small, place this capacitor next to the IC and use the shortest possible traces. A large loop area renders the capacitor useless and forms a small-loop antenna for noise pickup.

Ideally, the traces on each side of the capacitor should be the same length and run in the same direction to avoid differential noise during ESD. If possible, place a via near the VSS pin to a ground plane layer.

10.1.3 Capacitors

Power supply decoupling for the gas gauges requires a pair of 0.1-µF ceramic capacitors for (BAT) and (VCC) pins. These should be placed reasonably close to the IC without using long traces back to VSS. The LDO voltage regulator, whether external or internal to the main IC, requires a 0.47-µF ceramic capacitor to be placed fairly close to the regulation output pin. This capacitor is for amplifier loop stabilization and as an energy well for the 2.5-V supply.

10.1.4 Communication Line Protection Components

The 5.6-V Zener diodes, used to protect the communication pins of the gas gauge from ESD, should be located as close as possible to the pack connector. The grounded end of these Zener diodes should be returned to the Pack(–) node rather than to the low-current digital ground system. This way, ESD is diverted away from the sensitive electronics as much as possible.

In some applications, it is sometimes necessary to cause transitions on the communication lines to trigger events that manage the gas gauge power modes. An example of one of these transitions is detecting a sustained low logic level on the communication lines to detect that a pack has been removed. Given that most of the gas gauges do not have internal pulldown networks, it is necessary to add a weak pulldown resistor to accomplish this when there's an absence of a strong pullup resistor on the system side. If the weak pulldown resistor is used, it may take less board space to use a small capacitor in parallel instead of the Zener diode to absorb any ESD transients that are received through communication lines.

10.2 Layout Example

10.2.1 Ground System

The gas gauge requires a low-current ground system separate from the high-current PACK(–) path. ESD ground is defined along the high-current path from the PACK(–) terminal to low-side protector FETs (if present) or the sense resistor. It is important that the low-current ground systems only connect to the BAT(–) path at the sense resistor Kelvin pick-off point. It is recommended to use an optional inner layer ground plane for the low-current ground system. In 図 10-1, the green is an example of using the low-current ground as a shield for the gas gauge circuit. Notice how it is kept separate from the high-current ground, which is shown in red. The high-current path is joined with the low-current path only at one point, shown with the small blue connection between the two planes.

Copyright © 2023 Texas Instruments Incorporated




図 10-1. Differential Filter Component with Symmetrical Layout

10.2.2 Kelvin Connections

Kelvin voltage sensing is very important to accurately measure current and cell voltage. Notice how the differential connections at the sense resistor do not add any voltage drop across the copper etch that carries the high current path through the sense resistor. See 図 10-1 and 図 10-2.

10.2.3 Board Offset Considerations

Although the most important component for board offset reduction is the decoupling capacitor for V_{CC}, additional benefit is possible by using this recommended pattern for the coulomb counter differential low-pass filter network. Maintain the symmetrical placement pattern shown for optimum current offset performance. Use symmetrical shielded differential traces, if possible, from the sense resistor to the 100-Ω resistors, as shown in 図 10-2.

Copyright © 2023 Texas Instruments Incorporated




図 10-2. Differential Connection Between SRP and SRN Pins with Sense Resistor

10.2.4 ESD Spark Gap

Protect the communication lines from ESD with a spark gap at the connector. 図 10-3 shows the recommended pattern with its 0.2-mm spacing between the points.




図 10-3. Recommended Spark-Gap Pattern Helps Protect Communication Lines from ESD

Copyright © 2023 Texas Instruments Incorporated

11 Device and Documentation Support

11.1 Documentation Support

For related documentation, see the following:

- *BQ34Z100-R2 Technical Reference Manual*
- *BQ34Z100-R2 High Cell Count and High Capacity Applications* application report

11.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

11.4 Trademarks

Impedance Track™ is a trademark of Texas Instruments.
TI E2E™ are trademarks of Texas Instruments.
すべての商標は、それぞれの所有者に帰属します。

11.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

11.6 用語集

テキサス・インスツルメンツ用語集　　この用語集には、用語や略語の一覧および定義が記載されています。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2023 Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
BQ34Z100PWR-R2	Active	Production	TSSOP (PW) | 14	2000 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	34Z100
BQ34Z100PWR-R2.B	Active	Production	TSSOP (PW) | 14	2000 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	34Z100

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OUTLINE

PW0014A


TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE




NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X




SOLDER MASK DETAILS

4220202/B 12/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220202/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件 、 TI の総合的な品質ガイドライン 、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日：2025 年 10 月