





BQ40Z80



JAJSFQ8B - JUNE 2018 - REVISED SEPTEMBER 2020

BQ40Z80 2~6 直列リチウムイオン・バッテリ・パック・マネージャ

1 特長

- 完全に統合された 2~6 直列リチウムイオンまたはリチ ウムポリマ・セル・バッテリ・パック・マネージャおよび保
- 特許取得済みの次世代 Impedance Track® テクノロ ジーにより、リチウムイオンおよびリチウムポリマ・バッテ リ内の利用可能な電荷量を正確に計測
- マルチファンクション・ピンの設定により、各種のアプリ ケーションをサポート
- 楕円曲線暗号 (ECC) または SHA-1 認証をサポート
- ハイサイドの N-CH 保護 FET ドライブ
- 充電中または休止時のセル・バランス機能を内蔵
- 29Ah のバッテリをネイティブにサポートし、スケーリン グによりさらに大きな容量に対応可能
- 多様なプログラマブル保護機能
 - 電圧
 - 電流
 - 温度
 - 充電タイムアウト
 - CHG/DSG FET
 - AFE
- 洗練された充電アルゴリズム
 - JEITA
 - 強化充電
 - 適応型の充電機能
 - セル・バランス
- TURBO モード 2.0 / Intel® DBPTv2 (Dynamic Battery Power Technology) をサポート
- 診断用の寿命データ・モニタとブラック・ボックス・レコー ダ
- LED ディスプレイ
- 2 線式 SMBus v1.1 インターフェイスをサポート
- IATA 対応
- 小型パッケージ:32 ピン QFN (RSM)

2 アプリケーション

- 産業用電気機器およびロボット
- ハンドヘルドの園芸用具および電動工具
- バッテリ駆動の掃除機
- エネルギー・ストレージ・システムおよび UPS

3 概要

特許取得済みの Impedance Track™ テクノロジーを採用 した BQ40Z80 デバイスは、2~6 直列セル・リチウムイオ ンまたはリチウムポリマ・バッテリ・パック向けの残量計、保 護、認証などの豊富な機能を備えたシングル・チップの完 全統合型パック・ベース・ソリューションです。


BQ40Z80 デバイスは、統合型の高性能アナログ・ペリフェ ラルを使用し、リチウムイオンまたはリチウムポリマ・バッテリ の使用可能容量、電圧、電流、温度、その他の重要なパ ラメータに関する高精度記録の測定と維持を行い、 SMBus v1.1 互換のインターフェイスを経由してこれらの 情報をシステムのホスト・コントローラに報告します。

楕円曲線暗号 (ECC) または SHA-1 認証と、認証キー用 のセキュアなメモリにより、純正品のバッテリ・パックを識別 できます。

BQ40Z80 デバイスは、利用可能な最大電力と最大電流 をホスト・システムへ供給し、TURBO モード 2.0 / Intel Dynamic Battery Power Technology (DBPTv2) をサポ ートします。このデバイスには8本のマルチファンクショ ン・ピンがあり、サーマル入力、ADC 入力、汎用入出力 (GPIO) ピン、存在ピン、LED 機能、ディスプレイ・ボタン 入力、その他の機能に設定できます。ステータスおよびフ ラグ・レジスタは GPIO にマップでき、ホスト・プロセッサへ の割り込みとして使用されます。

製品情報

部品番号	パッケージ	本体サイズ (公称)
BQ40Z80	VQFN (32)	4.00mm × 4.00mm



概略回路図



Table of Contents

1 特長	1	8.4 Device Functional Modes	25
2 アプリケーション		9 Applications and Implementation	25
- , , , , , , , , , , , , , , , , , , ,		9.1 Application Information	26
4 Revision History		9.2 Typical Applications	26
5 概要 (続き)		10 Power Supply Recommendations	<mark>3</mark> 1
6 Pin Configuration and Functions		11 Layout	32
Pin Functions		11.1 Layout Guidelines	32
7 Specifications		11.2 Layout Examples	34
7.1 Absolute Maximum Ratings		12 Device and Documentation Support	38
7.2 ESD Ratings		12.1 Documentation Support	38
7.3 Recommended Operating Conditions		12.2 Receiving Notification of Documentation U	Ipdates <mark>38</mark>
7.4 Thermal Information		12.3 サポート・リソース	38
7.5 Electrical Characteristics		12.4 Trademarks	
7.6 Typical Characteristics		12.5 静電気放電に関する注意事項	38
8 Detailed Description		12.6 用語集	
8.1 Overview		13 Mechanical, Packaging, and Orderable	
8.2 Functional Block Diagram		Information	38
8.3 Feature Description			

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision A (June 2018) to Revision B (September	r 2020) Page
データシートの 7 直列デバイス・オプションを削除	
Deleted VC7 I/O details	
 Changed high-voltage GPIO default from 7-series cell option to G 	iPIO9
 Deleted 7-series cell option and BQ40Z80 multifunction pin comb 	inations22
 Changed the 7-series EVM schematic for the 6-series EVM schematic 	
Updated the layout examples	34
•	

5 概要 (続き)

BQ40Z80 デバイスは、ソフトウェア・ベースで 1 次レベルと 2 次レベルの安全保護機能を実現し、過電圧、低電圧、過電流、短絡電流、過負荷、過熱の各状況、およびパック関連やセル関連の他の障害に対処します。小型の 32 リード QFN パッケージにより、スマート・バッテリのソリューション・コストおよびサイズを最小限に抑えながら、バッテリ計測アプリケーションで最大限の機能と安全性を確保できます。

6 Pin Configuration and Functions




図 6-1. RSM Package 32-Pin VQFN with Exposed Thermal Pad Top View

Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NUMBER	ITPE	DESCRIPTION
VC5	1	AI ⁽¹⁾	Sense voltage input pin for the fifth cell from the bottom of the stack, balance current input for the fifth cell from the bottom of the stack, and return balance current for the sixth cell from the bottom of the stack. Should be connected to the positive terminal of the fifth cell from the bottom of stack with a 100-Ω series resistor and a 0.1-μF capacitor to VC4. If not used, connect to VC4.
VC4	2	AI	Sense voltage input pin for the fourth cell from the bottom of the stack, balance current input for the fourth cell from the bottom of the stack, and return balance current for the fifth cell from the bottom of the stack. Should be connected to the positive terminal of the fourth cell from the bottom of stack with a $100-\Omega$ series resistor and a $0.1-\mu$ F capacitor to VC3. If not used, connect to VC3.
VC3	3	AI	Sense voltage input pin for the third cell from the bottom of the stack, balance current input for the third cell from the bottom of the stack, and return balance current for the fourth cell from the bottom of the stack. Should be connected to the positive terminal of the third cell from the bottom of stack with a $100-\Omega$ series resistor and a $0.1-\mu$ F capacitor to VC2. If not used, connect to VC2.
VC2	4	AI	Sense voltage input pin for the second cell from the bottom of the stack, balance current input for the second cell from the bottom of the stack, and return balance current for the third cell from the bottom of the stack. Should be connected to the positive terminal of the second cell from the bottom of stack with a $100-\Omega$ series resistor and a $0.1-\mu$ F capacitor to VC1. If not used, connect to VC1.
VC1	5	AI	Sense voltage input pin for the first cell from the bottom of the stack, balance current input for the first cell from the bottom of the stack, and return balance current for the second cell from the bottom of the stack. Should be connected to the positive terminal of the first cell from the bottom of stack with a $100-\Omega$ series resistor and a $0.1-\mu F$ capacitor to VSS.
SRN	6	I	Analog input pin connected to the internal coulomb counter peripheral for integrating a small voltage between SRP and SRN, where SRP is the top of the sense resistor and charging current flows from SRP to SRN. Should be connected through an RC filter to the sense resistor terminal connected to PACK– (not CELL–).
NC	7		Not internally connected



PIN		TYPE	DESCRIPTION		
NAME	NUMBER	1111	DESCRIPTION		
SRP	8	I	Analog input pin connected to the internal coulomb counter peripheral for integrating a small voltage between SRP and SRN, where SRP is the top of the sense resistor and charging current flows from SRP to SRN. Should be connected through an RC filter to the sense resistor positive terminal, which is connected to the least-positive cells negative terminal.		
VSS	9	Р	Device ground		
TS1	10	Al	Temperature sensor 1 thermistor input pin. Connect to thermistor-1. If not used, connect directly to VSS and configure data flash accordingly.		
TS2	11	Al	Temperature sensor 2 thermistor input pin. Connect to thermistor-2. If not used, connect directly to VSS and configure data flash accordingly.		
TS3/ADCIN1/ GPIO	NUMBER TYPE DESCRIPTION				
DISP/TS4/ADCIN2/GPIO	13	Ю	DISP: Connect to the display button or LED. TS4: Temperature sensor 4 thermistor input pin. Connect to thermistor-4. ADCIN2: General-purpose ADCIN pin. Connect properly scaled input to this pin.		
NC	14	_	Not internally connected		
DISP/GPIO	15	I/OD			
PDSG/GPIO	16	I/OD	PDSG: Connect to the N-CH FET to control PRE-DISCHARGE mode.		
PRES/ SHUTDN/ DISP/ PDSG/GPIO	17	I/OD	SHUTDN: Emergency shutdown input for an embedded battery pack DISP: Connect to the display button or LED. PDSG: Connect to the N-CH FET to control PRE-DISCHARGE mode.		
SMBD	18	I/OD	SMBus data pin		
SMBC	19	I/OD	SMBus clock pin		
LEDCNTLA/PDSG/GPIO	20	0	LEDCNTLA: LED display segment that drives the external LEDs, depending on the firmware configuration. PDSG: Connect to the N-CH FET to control PRE-DISCHARGE mode.		
LEDCNTLB/GPIO	21	0	LEDCNTLB: LED display segment that drives the external LEDs, depending on the		
LEDCNTLC/GPIO	22	0	Multifunction pin for LED display or GPIO. If not used, connect to VSS with a 20-k Ω resistor. LEDCNTLC: LED display segment that drives the external LEDs, depending on the firmware configuration GPIO: Customizable GPIO		

VC6

PIN TYPE DESCRIPTION **NUMBER** NAME Fuse drive output pin. Can be OR'ed together into the fuse N-CH FET gate drive with **FUSE** 23 0 secondary protector. If not used, connect directly to VSS. Secondary power supply input. Connect to the middle of protection FETs through the VCC 24 Ρ series resistor. **PACK** 25 ΑI Pack sense input pin. Connect through the series resistor to PACK+. DSG 26 0 NMOS discharge FET drive output pin. Connect to the DSG FET gate. NC 27 Not internally connected. PMOS precharge FET drive output pin. Connect to the PCHG FET gate if the **PCHG** 28 0 precharge function is used. Leave floating if not used. CHG 29 0 NMOS charge FET drive output pin. Connect to the CHG FET gate. Primary power supply input pin. Connect through the diode and series resistor to the BAT 30 Ρ top of the cell stack. PBI 31 Ρ Power supply backup input pin. Connect to the 2.2-µF capacitor to VSS. Sense voltage input pin for the sixth cell from the bottom of the stack, balance current

input for the sixth cell from the bottom of the stack. Should be connected to the

and a 0.1-µF capacitor to VC5. If not used, connect to VC5.

positive terminal of the sixth cell from the bottom of stack with $100-\Omega$ series resistor

ΑI

32

⁽¹⁾ P = Power Connection, O = Digital Output, AI = Analog Input, I = Digital Input, I/OD = Digital Input/Output










図 6-2. Pin Equivalent Diagram 1

CHG, DSG Drive












図 6-3. Pin Equivalent Diagram 2



7 Specifications

7.1 Absolute Maximum Ratings

Over-operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage range, V _{CC}	BAT ⁽²⁾ , VCC ⁽²⁾ , PBI ⁽²⁾ , PACK ⁽²⁾	-0.3	35	V
	SMBC, SMBD, DISP/GPIO, PDSG/GPIO, PRES/ SHUTDN/ DISP/PDSG/GPIO(2)	PBI ⁽²⁾ , PACK ⁽²⁾ -0.3 35 DISP/GPIO, PDSG/GPIO, PRES/ SHUTDN/ DISP/ -0.3 ADCIN1/GPIO, DISP/TS4/ADCIN2/GPIO -0.3 SG/GPIO, LEDCNTLB/GPIO, LEDCNTLC/GPIO ⁽²⁾ -0.3 VREG + 0.3 VC5 - 0.3 VSS + 35 VC4 - 0.3 VSS + 35 VC2 - 0.3 VSS + 35 VC1 - 0.3 VSS + 35 VSS - 0.3 VSS + 35 VSS - 0.3 VSS + 35 -0.3 43 -0.3 50 -40 110 -65 150	V	
	TS1, TS2, TS3/ADCIN1/GPIO, DISP/TS4/ADCIN2/GPIO	-0.3	V _{REG} + 0.3	V
	LEDCNTLA/PDSG/GPIO, LEDCNTLB/GPIO, LEDCNTLC/GPIO(2)	-0.3	V _{BAT} + 0.3	V
	SRP, SRN	-0.3	V _{REG} + 0.3	V
Input voltage range, V _{IN}	VC6	VC5 - 0.3	VSS + 35	V
mput voltage range, v _{IN}	VC5	VC4 - 0.3	VSS + 35	V
	BAT(2), VCC(2), PBI(2), PACK(2)	V		
		V		
	VC2	2), PBI(2), PACK(2) -0.3 35 V 2), DISP/GPIO, PDSG/GPIO, PRES/ SHUTDN/ DISP/ 2) 3/ADCIN1/GPIO, DISP/TS4/ADCIN2/GPIO -0.3 V _{REG} + 0.3 V DSG/GPIO, LEDCNTLB/GPIO, LEDCNTLC/GPIO(2) -0.3 V _{REG} + 0.3 V VC5 - 0.3 VSS + 35 V VC4 - 0.3 VSS + 35 V VC2 - 0.3 VSS + 35 V VC1 - 0.3 VSS + 35 V VSS - 0.3 VSS + 35 V CO1 - 0.3 VSS + 35 V DSS - 0.3 DSS + 35 DSS - 0.3 DSS + 35 DSS - 0.3 DSS + 35 DSS - 0.3 D		
	VC1			
Output voltage range,	CHG, DSG ⁽²⁾	-0.3	43	
Vo	PCHG, FUSE	-0.3	35	V
Maximum VSS current, I	SS		50	mA
Functional temperature 1	FUNC	-40	110	
Storage temperature, T _S	TG	-65	150	°C
Lead temperature (solde	ring, 10 s), T _{SOLDER}		300	°C

⁽¹⁾ Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute–maximum–rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
\/	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	\/
V _{(ESE}	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	\ \ \

¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

Typical values stated where $T_A = 25^{\circ}C$ and VCC = 25.2 V, Min/Max values stated where $T_A = -40^{\circ}C$ to 85°C and VCC = 2.2 V to 32 V (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	BAT ⁽¹⁾ , VCC ⁽¹⁾ , PBI ⁽¹⁾ , PACK ⁽¹⁾	2.2		32	V
V _{SHUTDOWN} -	Shutdown voltage	V _{PACK} < V _{SHUTDOWN} –	1.8	2.0	2.2	V
V _{SHUTDOWN+}	Start-up voltage	V _{PACK} > V _{SHUTDOWN} + V _{HYS}	2.05	2.25	2.45	V
V _{HYS}	Shutdown voltage hysteresis	V _{SHUTDOWN+} – V _{SHUTDOWN}		250		mV

Product Folder Links: BQ40Z80

⁽²⁾ A series $50-\Omega$ or larger resistor is needed when voltage is applied beyond 28 V.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Typical values stated where T_A = 25°C and VCC = 25.2 V, Min/Max values stated where T_A = -40°C to 85°C and VCC = 2.2 V to 32 V (unless otherwise noted)

			MIN	NOM	MAX	UNIT
		SMBC, SMBD, DISP/GPIO, PDSG/GPIO, PRES/SHUTDN/, DISP/PDSG/GPIO(1)			32	
V _{IN} V _O C _{PBI}		TS1, TS2, TS3/ADCIN1/GPIO, DISP/TS4/ADCIN2/GPIO			V _{REG}	
		LEDCNTLA/PDSG/GPIO, LEDCNTLB/GPIO, LEDCNTLC/GPIO ⁽¹⁾			V _{BAT}	
		SRP, SRN	-0.2		0.2	
V_{IN}	Input voltage range	VC6	V _{VC5}		VC5 + 5	V
		VC5	V _{VC4}		VC4 + 5	
Vo		VC4	V _{VC3}		VC3 + 5	
		VC3	V _{VC2}		VC2 + 5	
		VC2	V _{VC1}		VC1 + 5	
		VC1	V _{VSS}		VSS + 5	
Vo	Output voltage range	PCHG, FUSE ⁽¹⁾			32	V
C _{PBI}	External PBI capacitor		2.2			μF
T _{OPR}	Operating temperature		-40		85	°C

⁽¹⁾ A series $50-\Omega$ or larger resistor is needed when voltage is applied beyond 28 V.

7.4 Thermal Information

		BQ40Z80	
	THERMAL METRIC ⁽¹⁾	RSM (QFN)	UNIT
		32 PINS	
R _{θJA, High K}	Junction-to-ambient thermal resistance	47.4	°C/W
R _{θJC(top)}	Junction-to-case(top) thermal resistance	40.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	14.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	14.4	°C/W
R _{0JC(bottom)}	Junction-to-case(bottom) thermal resistance	3.8	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

7.5 Electrical Characteristics

Typical values stated where T_A = 25°C and VCC = 21.6 V, Min/Max values stated where T_A = -40°C to 85°C and VCC = 2.2 V to 32 V unless otherwise noted

P	ARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Supply Currents	Supply Currents					
Inormal	NORMAL mode	CPU not active, CHG on. DSG on, High Frequency Oscillator on, Low Frequency Oscillator on, REG18 on, ADC on, ADC_Filter on, CC_Filter on, CC on, LED/Buttons/GPIOs off, SMBus not active, no Flash write		663		μΑ

Copyright © 2021 Texas Instruments Incorporated



	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT	
loi eso	SLEEP mode	CPU not active, CHG on, DSG on, High Frequency Oscillator off, Low Frequency Oscillator on, REG18 on, ADC off, ADC_Filter off, CC_Filter off, LED/Buttons/GPIOs off, SMBus not active, no Flash write		96		μΑ	
ISLEEP	SLLET IIIOUE	CPU not active, CHG off. DSG on, High Frequency Oscillator off, Low Frequency Oscillator on, REG18 on, ADC off, ADC_Filter off, CC_Filter off, LED/ Buttons/GPIOs off, SMBus not active, no Flash write, BAT = 14.4 V		90		μΑ	
Ishutdown	SHUTDOWN mode	CPU not active, CHG off. DSG off, High Frequency Oscillator off, Low Frequency Oscillator off, REG18 off, ADC off, ADC_Filter off, CC_Filter off, LED/ Buttons/GPIOs off, SMBus not active, no Flash write, BAT = 14.4 V		1.4		μА	
Power Supply	Control						
V _{SWITCHOVER} -	BAT to VCC switchover voltage	V _{BAT} < V _{SWITCHOVER} -	1.95	2.1	2.2	V	
V _{SWITCHOVER+}	VCC to BAT switchover voltage	V _{BAT} > V _{SWITCHOVER} + V _{HYS}	2.9	3.1	3.25	V	
V _{HYS}	Switchover voltage hysteresis	V _{SWITCHOVER+} – V _{SWITCHOVER}		1000		mV	
	Input Leakage Current	BAT pin, BAT = 0 V, VCC = 32 V, PACK = 32 V			1		
I_{LKG}		PACK pin, BAT = 32 V, VCC = 0 V, PACK = 0 V			1	μA	
		BAT and PACK terminals, BAT = 0 V, VCC = 0 V, PACK = 0 V, PBI = 32 V			1	· 	
R _{PD}	Internal pulldown resistance	PACK	30	40	50	kΩ	
AFE Power-Or	n Reset						
V _{REGIT}	Negative-going voltage input	V _{REG}	1.51	1.55	1.59	V	
V _{HYS}	Power-on reset hysteresis	V _{REGIT+} – V _{REGIT}	70	100	130	mV	
t _{RST}	Power-on reset time		200	300	400	μs	
AFE Watchdo	g Reset and Wake Timer						
		t _{WDT} = 500	372	500	628	ms	
t_{WDT}	AFE watchdog timeout	t _{WDT} = 1000	744	1000	1256	ms	
-vvU1		t _{WDT} = 2000	1488	2000	2512	ms	
		t _{WDT} = 4000	2976	4000	5024	ms	
		t _{WAKE} = 250	186	250	314	ms	
t _{WAKE}	AFE wake timer	t _{WAKE} = 500	372	500	628	ms	
-77 11312		t _{WAKE} = 1000	744	1000	1256	ms	
		t _{WAKE} = 2000	1488	2000	2512	ms	
t _{FETOFF}	FET off delay after reset	t _{FETOFF} = 512	409	512	614	ms	
Internal 1.8-V			ı				
V_{REG}	Regulator voltage		1.6	1.8	2	V	
$\Delta V_{O(TEMP)}$	Regulator output over temperature	ΔV_{REG} / ΔT_A , I_{REG} = 10 mA	=	£0.25%			
$\Delta V_{O(LINE)}$	Line regulation	$\Delta V_{REG} / \Delta V_{BAT}$, $I_{BAT} = 10 \text{ mA}$	-0.6%		0.5%		
$\Delta V_{O(LOAD)}$	Load regulation	ΔV_{REG} / ΔI_{REG} , I_{REG} = 0 mA to 10 mA	-1.5%		1.5%		
I _{REG}	Regulator output current limit	$V_{REG} = 0.9 \times V_{REG(NOM)}$, $V_{IN} > 2.2 \text{ V}$	20			mA	

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
I _{SC}	Regulator short-circuit current limit	$V_{REG} = 0 \times V_{REG(NOM)}$	25	40	55	mA
PSRR _{REG}	Power supply rejection ratio	ΔV_{BAT} / ΔV_{REG} , I_{REG} = 10 mA, V_{IN} > 2.5 V, f = 10 Hz		40		dB
V_{SLEW}	Slew rate enhancement voltage threshold	V _{REG}	1.58	1.65		V
Voltage Refere	ence 1					
V _{REF1}	Internal reference voltage	T _A = 25°C, after trim	1.215	1.22	1.225	V
V _{REF1(DRIFT)}	Internal reference voltage drift	T _A = 0°C to 60°C, after trim		±50		PPM/°C
Voltage Refere		$T_A = -40$ °C to 85°C, after trim		±80		PPIVI/ C
V_{REF2}	Internal reference voltage	T _A = 25°C, after trim	1.22	1.225	1.23	V
	Internal reference voltage	T _A = 0°C to 60°C, after trim		±50		PPM/°C
V _{REF2(DRIFT)}	drift	T _A = –40°C to 85°C, after trim		±80		PPM/°C
VC1, VC2, VC	3, VC4, VC5, VC6, BAT, PACK			-		
		VC1-VSS, VC2-VC1, VC3-VC2, VC4-VC3, VC5- VC4, VC6-VC5	0.198	0.2	0.202	
K	Scaling factor	VC6-VSS	0.032	0.0333	0.034	_
	g	BAT-VSS, PACK-VSS	0.0275	0.0286	0.0295	
		V _{REF2}	0.49	0.5	0.51	
		VC1-VSS, VC2-VC1, VC3-VC2, VC4-VC3, VC5- VC4, VC6-VC5	-0.2		5	
V_{IN}	Input voltage range	VC6–VSS	-0.2		30	V
		PACK-VSS	-0.2		32	
I _{LKG}	Input leakage current	VC1, VC2, VC3, VC4, VC5, VC6, cell balancing off, cell detach detection off, ADC multiplexer off			1	μΑ
Cell Balancing	g and Cell Detach Detection					
R _{CB}	Internal cell balance resistance	R _{DS(ON)} for internal FET switch at 2 V < VDS < 4 V			200	Ω
I _{CD}	Internal cell detach check current	VCx > VSS + 0.8 V	30	50	70	μΑ
ADC						
		Internal reference (V _{REF1})	-0.2		1	
V _{IN}	Input voltage range	External reference (V _{REG})	-0.2		0.8 × V _{REG}	V
	Full scale range	$V_{FS} = V_{REF1}$ or V_{REG}	-V _{FS}		V _{FS}	V
		16-bit, best fit, –0.1 V to 0.8 × V _{REF1}			±8.5	
INL	= $V_{REF1}/(10 \times 2^{N})$ = 1.225/(10 × 2 ¹⁵) = 37.41 μV)	16-bit, best fit, -0.2 V to -0.1 V			±13.1	LSB
OE	Offset error	16-bit, post calibration, V _{FS} = V _{REF1}		±67	±157	μV
OED	Offset error drift	16-bit, post calibration, V _{FS} = V _{REF1}		0.6	3	μV/°C
GE	Gain error	16-bit, -0.1 V to 0.8 × V _{FS}		±0.2%	±0.8%	/FSR
GED	Gain error drift	16-bit, -0.1 V to 0.8 × V _{FS}			150	PPM/°C
EIR	Effective input resistance		8			ΜΩ
ADC Digital Fi	<u>'</u>	<u>I</u>				



	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
		ADCTL[SPEED1, SPEED0] = 0, 0		31.25		
	Communication there	ADCTL[SPEED1, SPEED0] = 0, 1		15.63		
t _{CONV}	Conversion time	ADCTL[SPEED1, SPEED0] = 1, 0		7.81		ms
		ADCTL[SPEED1, SPEED0] = 1, 1		1.95		
Res	Resolution	No missing codes, ADCTL[SPEED1, SPEED0] = 0, 0	16			Bits
		With sign, ADCTL[SPEED1, SPEED0] = 0, 0	14	15		
Γ# D	Effective Decelution	With sign, ADCTL[SPEED1, SPEED0] = 0, 1	13	14		Dita
Eff_Res	Effective Resolution	With sign, ADCTL[SPEED1, SPEED0] = 1, 0	11	12		Bits
		With sign, ADCTL[SPEED1, SPEED0] = 1, 1	9	10		
Current Wake	Comparator		'		1	
		$V_{\text{WAKE}} = V_{\text{SRP}} - V_{\text{SRN}} = \pm 0.625 \text{ mV}$	±0.3	±0.625	±0.9	
V	Waka valtaga thrashald	V _{WAKE} = V _{SRP} - V _{SRN} = ± 1.25 mV	±0.6	±1.25	±1.8	mV
V_{WAKE}	Wake voltage threshold	$V_{\text{WAKE}} = V_{\text{SRP}} - V_{\text{SRN}} = \pm 2.5 \text{ mV}$	±1.2	±2.5	±3.6	mv
		V _{WAKE} = V _{SRP} - V _{SRN} = ± 5 mV	±2.4	±5.0	±7.2	
V _{WAKE(DRIFT)}	Temperature drift of V _{WAKE} accuracy			0.5%		/°C
t _{WAKE}	Time from application of current to wake interrupt			250	700	μs
t _{WAKE(SU)}	Wake comparator startup time			500	1000	μs
Coulomb Cour	nter					
V_{INPUT}	Input voltage range		-0.1		0.1	V
V _{RANGE}	Full scale range		V _{REF1} / 10		V _{REF1} / 10	V
INL	Integral nonlinearity (1 LSB = $V_{REF1}/(10 \times 2^N)$ = 1.215/(10 × 2 ¹⁵) = 3.71 µV)	16-bit, best fit over input voltage range		±5.2	±22.3	LSB
OE	Offset error	16-bit, post calibration		±5.0	±10	μV
OED	Offset error drift	15-bit + sign, post calibration		0.2	0.3	μV/°C
GE	Gain error	15-bit + sign, Over input voltage range		±0.2%	±0.8%	/FSR
GED	Gain error drift	15-bit + sign, Over input voltage range			150	PPM/°C
EIR	Effective input resistance		2.5			ΜΩ
t _{CONV}	Conversion Time	Single conversion		250		ms
Eff_Res	Effective Resolution	Single conversion	15			Bits
Current Protec	ction Thresholds		•			
V	OCD detection threshold	V _{OCD} = V _{SRP} - V _{SRN} , PROTECTION_CONTROL[RSNS] = 1	-16.6		-100	mV
V _{OCD}	voltage range	V _{OCD} = V _{SRP} - V _{SRN} , PROTECTION_CONTROL[RSNS] = 0	-8.3		-50	mV
۸٧/	OCD detection threshold	V _{OCD} = V _{SRP} - V _{SRN} , PROTECTION_CONTROL[RSNS] = 1		-5.56		mV
ΔV _{OCD}	voltage program step	V _{OCD} = V _{SRP} - V _{SRN} , PROTECTION_CONTROL[RSNS] = 0		-2.78		mV
V	SCC detection threshold	V _{SCC} = V _{SRP} - V _{SRN} , PROTECTION_CONTROL[RSNS] = 1	44.4		200	mV
V _{SCC}	voltage range	V _{SCC} = V _{SRP} - V _{SRN} , PROTECTION_CONTROL[RSNS] = 0	22.2		100	mV

www.tij.co.jp

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
ΔV _{SCC}	SCC detection threshold	V _{SCC} = V _{SRP} - V _{SRN} , PROTECTION_CONTROL[RSNS] = 1		22.2		mV
Δv _{SCC}	voltage program step	$V_{SCC} = V_{SRP} - V_{SRN}$, PROTECTION_CONTROL[RSNS] = 0		11.1		mV
\/·	SCD1 detection threshold	V _{SCD1} = V _{SRP} – V _{SRN} , PROTECTION_CONTROL[RSNS] = 1	-44.4		-200	mV
V _{SCD1}	voltage range	V _{SCD1} = V _{SRP} – V _{SRN} , PROTECTION_CONTROL[RSNS] = 0	-22.2		-100	mV
A\/	SCD1 detection threshold	V _{SCD1} = V _{SRP} – V _{SRN} , PROTECTION_CONTROL[RSNS] = 1		-22.2		mV
∆V _{SCD1}	voltage program step	$V_{SCD1} = V_{SRP} - V_{SRN}$, PROTECTION_CONTROL[RSNS] = 0		-11.1		mV
\/	SCD2 detection threshold	V _{SCD2} = V _{SRP} – V _{SRN} , PROTECTION_CONTROL[RSNS] = 1	-44.4		-200	mV
V _{SCD2}	voltage range	V _{SCD2} = V _{SRP} - V _{SRN} , PROTECTION_CONTROL[RSNS] = 0	-22.2		-100	mV
$\Delta V_{ m SCD2}$	SCD2 detection threshold	V _{SCD2} = V _{SRP} - V _{SRN} , PROTECTION_CONTROL[RSNS] = 1		-22.2		mV
△VSCD2	voltage program step	V _{SCD2} = V _{SRP} - V _{SRN} , PROTECTION_CONTROL[RSNS] = 0		-11.1		mV
V _{OFFSET}	OCD, SCC, and SCDx offset error	Post-trim	-2.5		2.5	mV
V	OCD, SCC, and SCDx	No trim	-10%		10%	
V _{SCALE}	scale error	Post-trim	-5%		5%	
Current Prof	tection Timing					
t _{OCD}	OCD detection delay time		1		31	ms
Δt_{OCD}	OCD detection delay time program step			2		ms
t _{scc}	SCC detection delay time		0		915	μs
Δt _{SCC}	SCC detection delay time program step			61		μs
+	SCD1 detection delay time	PROTECTION_CONTROL[SCDDx2] = 0	0		915	μs
t _{SCD1}	SCD1 detection delay time	PROTECTION_CONTROL[SCDDx2] = 1	0		1850	μs
۸.	SCD1 detection delay time	PROTECTION_CONTROL[SCDDx2] = 0		61		μs
∆t _{SCD1}	program step	PROTECTION_CONTROL[SCDDx2] = 1		121		μs
	CCD0 data ation dalay time	PROTECTION_CONTROL[SCDDx2] = 0	0		458	μs
t _{SCD2}	SCD2 detection delay time	PROTECTION_CONTROL[SCDDx2] = 1	0		915	μs
Λ.	SCD2 detection delay time	PROTECTION_CONTROL[SCDDx2] = 0		30.5		μs
∆t _{SCD2}	program step	PROTECTION_CONTROL[SCDDx2] = 1		61		μs
t _{DETECT}	Current fault detect time	$V_{SRP} - V_{SRN} = V_T - 3$ mV for OCD, SCD1 and SCD2, $V_{SRP} - V_{SRN} = VT - 3$ mV for SCC			160	μs
t _{ACC}	Current fault delay time accuracy	Max delay setting	-10%		10%	
	maratura Camaar				1	
Internal Tem	perature Sensor					
Internal Tem	Internal temperature	V _{TEMPP}	-1.9		-2.1	mV/°C



Typical values stated where $T_A = 25^{\circ}C$ and VCC = 21.6 V, Min/Max values stated where $T_A = -40^{\circ}C$ to 85°C and VCC = 2.2 V to 32 V unless otherwise noted

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
		TS1	14.4	18	21.6	kΩ
Б	Intone of wellow we state was	TS2	14.4	18	21.6	kΩ
R _{NTC(PU)}	Internal pullup resistance	TS3	14.4	18	21.6	kΩ
		TS4	14.4	18	21.6	kΩ
R _{NTC(DRIFT)}			-360	-280	-200	PPM/°C
	General Purpose I/O (Multifur	ction Pins 12 and 13 configured as GPIO)				
V _{IH}	High-level input		0.65 × V _{REG}			V
V _{IL}	Low-level input				0.35 × V _{REG}	V
V _{OH}	Output voltage high	Output high, pullup enabled, $I_{OH} = -1.0 \text{ mA}$ Output high, pullup enabled, $I_{OH} = -10 \mu\text{A}$	0.75 × V _{REG}			V
			1120		0.2 ×	
V_{OL}	Output voltage low	Output Low, I _{OL} = 1mA			V _{REG}	V
C _{IN}	Input capacitance			5		pF
I _{LKG}	Input leakage current				1	μΑ
	General Purpose I/O (multifu 16 configured as PDSG)	nction pins 15, 16, 17 configured as GPIO, PRES, D	DISP, or S	HUTDN P	in 15 co	nfigured
V _{IH}	High-level input		1.3			V
V _{IL}	Low-level input				0.55	V
	O the of college of high	Output enabled, V _{BAT} > 5.5 V, I _{OH} = –0 μA	3.5			
V_{OH}	Output voltage high	Output enabled, $V_{BAT} > 5.5 \text{ V}$, $I_{OH} = -10 \mu\text{A}$	1.8			V
V _{OL}	Output voltage low	Output disabled, I _{OL} = 1.5 mA			0.4	V
C _{IN}	Input capacitance			5		pF
I _{LKG}	Input leakage current			,	3	μΑ
R _O	Output reverse resistance	Between GPIO, PRES, DISP, SHUTDN, PDSG, and PBI	8			kΩ
General Purpo	ose I/O with Constant Curren	t Sink (Multifunction Pins 20, 21, 22 configured as	LEDCNTL	x)		
V _{IH}	High-level input	LEDCNTLx	1.45			V
V _{IL}	Low-level input	LEDCNTLx			0.55	V
V _{OH}	Output voltage high	LEDCNTLx, Output Enabled, V _{BAT} > 3.0 V, I _{OH} = – 22.5 mA	V _{BAT} – 1.6			V
V _{OL}	Output voltage low	LEDCNTLx, Output Disabled, V _{BAT} > 3.0 V, I _{OH} = 3 mA			0.4	V
I _{SC}	High level output current protection	LEDCNTLx	-30	-45	-60	mA
I _{OL}	Low level output current	LEDCNTLx, V _{BAT} > 3.0 V, V _{OL} > 0.4 V	15.75	22.5	29.25	mA
I _{LEDCNTLx}	Current matching between outputs	LEDCNTLx, V _{BAT} = V _{LED} + 2.5 V		+/–1%		
C _{IN}	Input capacitance	LEDCNTLx		20		pF
I _{LKG}	Input leakage current	LEDCNTLx			1	μA
f _{LED}	Frequency of LED pattern	LEDCNTLx		124		Hz
t _{SHUTDOWN}	Thermal shutdown	LEDCNTLx, assured by design	120	135	150	°C
General Purpo	ose I/O (Multifunction Pins 20), 21, 22 configured as GPIO) (Pin 20 configured as	PDSG)			
V _{IH}	High-level input	_	1.45			V
V _{IL}	Low-level input				0.55	V
	<u> </u>	1				

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	Output voltage high	Output enabled, V _{BAT} > 3.0 V, I _{OH} = -22.5 mA	V _{BAT} – 1.6			V
011		Output disabled, I _{OL} = 3 mA			0.4	V
lsc	High level output current protection		-30	-45	-60	mA
I _{OL}	Low level output current	V _{BAT} > 3.0 V, V _{OL} > 0.4 V	15.75	22.5	29.25	mA
C _{IN}	Input capacitance			20		pF
I _{LKG}	Input leakage current				1	uA
SMBD, SMB0	C High Voltage I/O					
V _{IH}	Input voltage high	SMBC, SMBD, V _{REG} = 1.8 V	1.3			V
V _{IL}	Input voltage low	SMBC, SMBD, V _{REG} = 1.8 V			0.8	V
V _{OL}	Output low voltage	SMBC, SMBD, V _{REG} = 1.8 V, I _{OL} = 1.5 mA			0.4	V
C _{IN}	Input capacitance			5		pF
I _{LKG}	Input leakage current			,	1	μA
R _{PD}	Pulldown resistance		0.7	1	1.3	МΩ
SMBus	l					
f _{SMB}	SMBus operating frequency	SLAVE mode, SMBC 50% duty cycle	10		100	kHz
f _{MAS}	SMBus master clock frequency	MASTER mode, no clock low slave extend		51.2		kHz
t _{BUF}	Bus free time between start and stop		4.7			μs
t _{HD(START)}	Hold time after (repeated) start		4			μs
t _{SU(START)}	Repeated start setup time		4.7			μs
t _{SU(STOP)}	Stop setup time		4			μs
t _{HD(DATA)}	Data hold time		300			ns
t _{SU(DATA)}	Data setup time		250			ns
t _{TIMEOUT}	Error signal detect time		25		35	ms
t_{LOW}	Clock low period		4.7			μs
t _{HIGH}	Clock high period		4		50	μs
t _R	Clock rise time	10% to 90%			1000	ns
t _F	Clock fall time	90% to 10%			300	ns
t _{LOW(SEXT)}	Cumulative clock low slave extend time				25	ms
t _{LOW(MEXT)}	Cumulative clock low master extend time				10	ms
SMBus XL						
f _{SMBXL}	SMBus XL operating frequency	SLAVE mode, SMBC 50% duty cycle	40		400	kHz
t _{BUF}	Bus free time between start and stop		4.7			μs
t _{HD(START)}	Hold time after (repeated) start		4			μs
t _{SU(START)}	Repeated start setup time		4.7			μs
t _{SU(STOP)}	Stop setup time		4			μs
t _{TIMEOUT}	Error signal detect time		5		20	ms
t _{LOW}	Clock low period				20	μs




	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
HIGH	Clock high period				20	μs
FUSE Drive (AFEFUSE)					
		$V_{BAT} \ge 8 \text{ V, } C_L = 1 \text{ nF, } I_{AFEFUSE} = 0 \mu\text{A}$	6	7	8.65	V
V _{OH}	Output voltage high	V_{BAT} < 8 V, C_L = 1 nF, $I_{AFEFUSE}$ = 0 μ A	V _{BAT} – 0.1		V _{BAT}	V
V _{IH}	High-level input		1.5	2	2.5	V
AFEFUSE(PU)	Internal pullup current	V _{BAT} < 8 V, V _{AFEFUSE} = VSS		150	330	nA
RAFEFUSE	Output impedance		2	2.6	3.2	kΩ
C _{IN}	Input capacitance			5		pF
DELAY	Fuse trim detection delay		128		256	μs
RISE	Fuse output rise time			5	20	μs
N-CH FET Dr	ive (CHG, DSG)				'	
	Outrout welter as restin	Ratio _{DSG} = $(V_{DSG} - V_{BAT}) / V_{BAT}$, 2.2 V < V_{BAT} < 4.92 V, 10 M Ω between PACK and DSG	2.133	2.333	2.45	_
	Output voltage ratio	Ratio _{CHG} = (V _{CHG} $-$ V _{BAT}) / V _{BAT} , 2.2 V < V _{BAT} < 4.92 V, 10 M Ω between BAT and CHG	2.133	2.333	2.433	_
V====:	Output voltage, CHG and	$V_{DSG(ON)}$ = ($V_{DSG} - V_{BAT}$), $V_{BAT} \ge 4.92$ V (up to 32 V), 10 MΩ between PACK and DSG	10.5	11.5	12.5	V
V _{FETON}	DSG on	$V_{CHG(ON)}$ = ($V_{CHG} - V_{BAT}$), $V_{BAT} \ge 4.92$ V (up to 32 V), 10 MΩ between BAT and CHG	10.5	10.5 11.5		V
.,	Output voltage, CHG and	$V_{DSG(OFF)}$ = ($V_{DSG} - V_{PACK}$), 10 MΩ between PACK and DSG	-0.4		0.4	V
V _{FETOFF}	DSG off	$V_{CHG(OFF)}$ = ($V_{CHG} - V_{BAT}$), 10 MΩ between BAT and CHG	-0.4		0.4	V
	Disa time	V_{DSG} from 0% to 35% $V_{DSG(ON)(TYP)}$, V_{BAT} ≥ 2.2 V, C_L = 4.7 nF between DSG and PACK, 5.1 kΩ between DSG and C_L , 10 MΩ between PACK and DSG		200	500	μs
R	Rise time	V_{CHG} from 0% to 35% $V_{CHG(ON)(TYP)}$, V_{BAT} ≥ 2.2 V, C_L = 4.7 nF between CHG and BAT, 5.1 kΩ between CHG and C_L , 10 MΩ between BAT and CHG		200	500	μs
	E. H. Conn	V_{DSG} from $V_{DSG(ON)(TYP)}$ to 1 V, V_{BAT} ≥ 2.2 V, C_L = 4.7 nF between DSG and PACK, 5.1 kΩ between DSG and C_L , 10 MΩ between PACK and DSG		40	300	μs
F	Fall time	V_{CHG} from $V_{CHG(ON)(TYP)}$ to 1 V, $V_{BAT} \ge 2.2$ V, $C_L = 4.7$ nF between CHG and BAT, 5.1 kΩ between CHG and C_L , 10 MΩ between BAT and CHG		40	200	μs
P-CH FET Dr	ive (PCHG)					
V _{FETON}	Output voltage, PCHG on	$V_{PCHG(ON)} = V_{CC} - V_{PCHG}$, 10 MΩ between VCC and CHG, $V_{BAT} \ge 8$ V	6	7	8	V
V _{FETOFF}	Output voltage, PCHG off	$V_{PCHG(OFF)}$ = $V_{CC} - V_{PCHG}$, 10 MΩ between VCC and CHG	-0.4		0.4	٧
Ŕ	Rise time	V_{PCHG} from 10% to 90% $V_{PCHG(ON)(TYP)}$, V_{SS} ≥ 8 V, C_L = 4.7 nF between PCHG and VCC, 5.1 kΩ between PCHG and C_L , 10 MΩ between VCC and CHG		40	200	μs
F	Fall time	V_{PCHG} from 90% to 10% $V_{PCHG(ON)(TYP)}$, $V_{SS} \ge 8$ V, $C_L = 4.7$ nF between PCHG and VCC, 5.1 kΩ between PCHG and C_L , 10 MΩ between VCC and CHG		40	200	μs


	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
f _{HFO}	Operating frequency			16.78		MHz
ſ	Fraguency error	$T_A = -20$ °C to 70°C, includes frequency drift	-2.5%	±0.25%	2.5%	
f _{HFO(ERR)}	Frequency error	T _A = -40°C to 85°C, includes frequency drift	-3.5%	±0.25%	3.5%	
	Start up time	$T_A = -20$ °C to 85°C, <i>CLKCTL[HFRAMP]</i> = 1, oscillator frequency within $\pm 3\%$ of nominal			4	ms
^t HFO(SU)	Start-up time	$T_A = -20$ °C to 85°C, <i>CLKCTL[HFRAMP]</i> = 0, oscillator frequency within $\pm 3\%$ of nominal			100	μs
Low-Frequenc	y Oscillator					
f _{LFO}	Operating frequency			262.14 4		kHz
£	Fraguency error	T _A = -20°C to 70°C, includes frequency drift	-1.5%	±0.25%	1.5%	
f _{LFO(ERR)}	Frequency error	T _A = -40°C to 85°C, includes frequency drift	-2.5%	±0.25%	2.5%	
t _{LFO(FAIL)}	Failure detection frequency		30	80	100	kHz
Instruction Fla	sh					
	Data retention		10			Years
	Flash programming write cycles		1000			Cycles
t _{PROGWORD}	Word programming time				40	μs
t _{MASSERASE}	Mass-erase time				40	ms
t _{PAGEERASE}	Page-erase time				40	ms
t _{FLASHREAD}	Flash-read current				2	mA
t _{FLASHWRITE}	Flash-write current				5	mA
I _{FLASHERASE}	Flash-erase current				15	mA
Data Flash						
	Data retention		10			Years
	Flash programming write cycles		20000			Cycles
t _{PROGWORD}	Word programming time				40	μs
t _{MASSERASE}	Mass-erase time				40	ms
t _{PAGEERASE}	Page-erase time				40	ms
t _{FLASHREAD}	Flash-read current				1	mA
t _{FLASHWRITE}	Flash-write current				5	mA
I _{FLASHERASE}	Flash-erase current				15	mA
ECC Authentic	ation		•			
I _{NORMAL+AUTH}	NORMAL mode + Authentication	CPU active, CHG on. DSG on, High Frequency Oscillator on, Low Frequency Oscillator on, REG18 on, ADC on, ADC_Filter on, CC_Filter on, CC on, SMBus not active, Authentication Start		1350		μΑ
t _{SIGN}	EC-KCDSA signature signing time	3.8 V < VCC or BAT < 32 V		375		ms
	Number of Authentication operations		20000			Operation



7.6 Typical Characteristics




www.tij.co.jp



Threshold setting is -177.7 mV.

☑ 7-9. Short Circuit Discharge 2 Protection Threshold vs. Temperature



☑ 7-10. Overcurrent Delay Time vs. Temperature





図 7-11. Short Circuit Charge Current Delay Time vs. Temperature



☑ 7-12. Short Circuit Discharge 1 Delay Time vs. **Temperature**




図 7-13. Short Circuit Discharge 2 Delay Time vs. **Temperature**






図 7-14. V_{CELL} Measurement at 2.5-V vs. **Temperature**



This is the V_{CELL} average for single cell.

図 7-15. V_{CELL} Measurement at 3.5 V vs. **Temperature**



This is the V_{CELL} average for single cell.

図 7-16. V_{CELL} Measurement at 4.3 V vs. **Temperature**

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback




8 Detailed Description

8.1 Overview

The BQ40Z80 device, incorporating patented Impedance Track™ technology, provides cell balancing while charging or at rest. This fully integrated, single-chip, PACK-based solution provides a rich array of features for gas gauging, protection, and authentication for 2-series to 7-series cell Li-lon and Li-Polymer battery packs, including a diagnostic lifetime data monitor and black box recorder.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Primary (1st Level) Safety Features

The BQ40Z80 supports a wide range of battery and system protection features that can easily be configured. See the BQ40Z80 Technical Reference Manual (SLUUBT5) for detailed descriptions of each protection function.

The primary safety features include:

- Cell Overvoltage Protection
- · Cell Undervoltage Protection
- · Cell Undervoltage Protection Compensated
- · Overcurrent in Charge Protection
- Overcurrent in Discharge Protection
- Overload in Discharge Protection
- · Short Circuit in Charge Protection
- Short Circuit in Discharge Protection
- Overtemperature in Charge Protection
- · Overtemperature in Discharge Protection
- Undertemperature in Charge Protection
- Undertemperature in Discharge Protection
- Overtemperature FET protection
- Precharge Timeout Protection
- Host Watchdog Timeout Protection
- Fast Charge Timeout Protection
- · Overcharge Protection
- Overcharging Voltage Protection
- Overcharging Current Protection
- Over Precharge Current Protection

8.3.2 Secondary (2nd Level) Safety Features

The secondary safety features of the BQ40Z80 can be used to indicate more serious faults via the FUSE pin. This pin can be used to blow an in-line fuse to permanently disable the battery pack from charging or discharging. See the *BQ40Z80 Technical Reference Manual* (SLUUBT5) for detailed descriptions of each protection function.

The secondary safety features provide protection against:

- · Safety Overvoltage Permanent Failure
- Safety Undervoltage Permanent Failure
- Safety Overtemperature Permanent Failure
- Safety FET Overtemperature Permanent Failure
- · Qmax Imbalance Permanent Failure
- Impedance Imbalance Permanent Failure
- · Capacity Degradation Permanent Failure
- · Cell Balancing Permanent Failure
- Fuse Failure Permanent Failure
- Voltage Imbalance at Rest Permanent Failure
- Voltage Imbalance Active Permanent Failure
- Charge FET Permanent Failure
- · Discharge FET Permanent Failure
- AFE Register Permanent Failure
- · AFE Communication Permanent Failure
- Second Level Protector Permanent Failure
- Instruction Flash Checksum Permanent Failure
- Open Cell Connection Permanent FailureData Flash Permanent Failure
- Open Thermistor Permanent Failure

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



8.3.3 Charge Control Features

The BQ40Z80 charge control features include:

- Supports JEITA temperature ranges. Reports charging voltage and charging current according to the active temperature range
- Handles more complex charging profiles. Allows for splitting the standard temperature range into two subranges and allows for varying the charging current according to the cell voltage
- Reports the appropriate charging current needed for constant current charging and the appropriate charging voltage needed for constant voltage charging to a smart charger using SMBus broadcasts
- Reduces the charge difference of the battery cells in fully charged state of the battery pack gradually using a voltage-based cell balancing algorithm during charging. A voltage threshold can be set up for cell balancing to be active. This prevents fully charged cells from overcharging and causing excessive degradation and also increases the usable pack energy by preventing premature charge termination.
- · Supports charge inhibit and charge suspend if battery pack temperature is out of temperature range
- · Reports charging fault and also indicates charge status via charge and discharge alarms

8.3.4 Gas Gauging

The BQ40Z80 uses the Impedance Track algorithm to measure and calculate the available capacity in battery cells. The BQ40Z80 accumulates a measure of charge and discharge currents and compensates the charge current measurement for the temperature and state-of-charge of the battery. The BQ40Z80 estimates self-discharge of the battery and also adjusts the self-discharge estimation based on temperature. The device also has TURBO Mode 2.0/DBPTv2 support, which enables the BQ40Z80 to provide the necessary data for the MCU to determine what level of peak power consumption can be applied without causing a system reset or transient battery voltage level spike to trigger termination flags. See the BQ40Z80 Technical Reference Manual (SLUUBT5) for further details.

8.3.5 Multifunction Pins

The BQ40Z80 includes several multifunction pins that firmware uses to implement different functions.

8-1 is a simplified schematic of an example system implementation that uses a 6-series pack with PRECHARGE mode, six LEDs, two thermistors, and system-present functionality.

Product Folder Links: BQ40Z80




図 8-1. Simplified Schematic of a BQ40Z80 Configuration

表 8-1 shows a summary of other common configurations.

表 8-1. BQ40Z80 Multifunction Pin Combinations

Number of Cells (with Balancing)	Number of Thermistors	LEDs	LED Button	Pre-Discharge	SYSPRES
2S-6S	4	Yes	Yes (use DISP)	Yes (uses PDSG)	Yes

8.3.6 Configuration

8.3.6.1 Oscillator Function

The BQ40Z80 fully integrates the system oscillators and does not require any external components to support this feature.

8.3.6.2 System Present Operation

The BQ40Z80 checks the $\overline{\text{PRES}}$ pin periodically (1 s). If $\overline{\text{PRES}}$ input is pulled to ground by the external system, the BQ40Z80 detects this as system present.

8.3.6.3 Emergency Shutdown

For battery maintenance, the emergency shutdown feature enables a push button action connecting the SHUTDN pin to shut down an embedded battery pack system before removing the battery. A high-to-low



transition of the SHUTDN pin signals the BQ40Z80 to turn off both CHG and DSG FETs, disconnecting the power from the system to safely remove the battery pack. The CHG and DSG FETs can be turned on again by another high-to-low transition detected by the SHUTDN pin or when a data flash configurable timeout is reached.

8.3.6.4 2-Series, 3-Series, 4-Series, 5-Series, or 6-Series Cell Configuration

In a 2-series cell configuration, VC6 is shorted to VC5, VC4, VC3, and VC2. In a 3-series cell configuration, VC6 is shorted to VC5, VC4, and VC3. In a 4-series cell configuration, VC6 is shorted to VC5 and VC4. In a 5-series cell configuration, VC6 is shorted to VC5.

8.3.6.5 Cell Balancing

For up to a 6-series cell configuration, the device supports cell balancing by bypassing the current of each cell during charging or at rest. If the device's internal bypass is used, up to 10 mA can be bypassed and multiple cells can be bypassed at the same time. A higher cell balance current can be achieved by using an external cell balancing circuit. In EXTERNAL CELL BALANCING mode, only one cell at a time can be balanced.

The cell balancing algorithm determines the amount of charge needed to be bypassed to balance the capacity of all cells.

8.3.7 Battery Parameter Measurements

8.3.7.1 Charge and Discharge Counting

The BQ40Z80 uses an integrating delta-sigma analog-to-digital converter (ADC) for current measurement, and a second delta-sigma ADC for individual cell and battery voltage and temperature measurement.

The integrating delta-sigma ADC measures the charge/discharge flow of the battery by measuring the voltage drop across a small-value sense resistor between the SRP and SRN terminals. The integrating ADC measures bipolar signals from -0.1 V to 0.1 V. The BQ40Z80 detects charge activity when V_{SR} = V_(SRP) - V_(SRN) is positive, and discharge activity when $V_{SR} = V_{(SRP)} - V_{(SRN)}$ is negative. The BQ40Z80 continuously integrates the signal over time, using an internal counter. The fundamental rate of the counter is 0.26 nVh.

8.3.8 Lifetime Data Logging Features

The BQ40Z80 offers lifetime data logging for several critical battery parameters. The following parameters are updated every 10 hours if a difference is detected between values in RAM and data flash:

- Maximum and Minimum Cell Voltages
- Maximum Delta Cell Voltage
- Maximum Charge Current
- Maximum Discharge Current
- Maximum Average Discharge Current
- Maximum Average Discharge Power
- Maximum and Minimum Cell Temperature
- Maximum Delta Cell Temperature
- Maximum and Minimum Internal Sensor Temperature
- Maximum FET Temperature
- Number of Safety Events Occurrences and the Last Cycle of the Occurrence
- Number of Valid Charge Termination and the Last Cycle of the Valid Charge Termination
- Number of Qmax and Ra Updates and the Last Cycle of the Qmax and Ra Updates
- Number of Shutdown Events
- Cell Balancing Time for Each Cell

(This data is updated every two hours if a difference is detected.)

Total FW Runtime and Time Spent in Each Temperature Range

(This data is updated every two hours if a difference is detected.)

8.3.9 Authentication

To support host authentication, the BQ40Z80 uses Elliptic Curve Cryptography (ECC), which requires a strong 163-bit key system for the authentication process. Additionally, the private key is required to be stored only in the

Product Folder Links: BQ40Z80

BQ40Z80 Battery Pack Manager, which makes key management more simple and secure. See the *BQ40Z80 Technical Reference Manual* (SLUUBT5) for further details.

8.3.10 LED Display

The BQ40Z80 can drive a 3-, 4-, or 5- segment LED display for remaining capacity indication and/or a permanent fail (PF) error code indication.

8.3.11 IATA Support

The BQ40Z80 supports IATA with several new commands and procedures. See the *BQ40Z80 Technical Reference Manual* (SLUUBT5) for further details.

8.3.12 Voltage

The BQ40Z80 updates the individual series cell voltages at a 1-second interval. The internal ADC of the BQ40Z80 measures the voltage, and scales and calibrates it appropriately. This data is also used to calculate the impedance of the cell for the Impedance Track gas gauging.

8.3.13 Current

The BQ40Z80 uses the SRP and SRN inputs to measure and calculate the battery charge and discharge current using a 1-m Ω to 3-m Ω typ. sense resistor.

8.3.14 Temperature

The BQ40Z80 has an internal temperature sensor and inputs for up to four external temperature sensors. All five temperature sensor options can be individually enabled and configured for cell or FET temperature usage. Two configurable thermistor models are provided to allow the monitoring of cell temperature in addition to FET temperature, which use a different thermistor profile.

8.3.15 Communications

The BQ40Z80 uses SMBus v1.1 with MASTER mode and packet error checking (PEC) options per the SBS specification.

8.3.15.1 SMBus On and Off State

The BQ40Z80 detects an SMBus off state when SMBC and SMBD are low for two or more seconds. Clearing this state requires that either SMBC or SMBD transition high. The communication bus will resume activity within 1 ms.

8.3.15.2 SBS Commands

See the BQ40Z80 Technical Reference Manual (SLUUBT5) for further details.

8.4 Device Functional Modes

The BQ40Z80 supports three power modes to reduce power consumption:

- In NORMAL mode, the BQ40Z80 performs measurements, calculations, protection decisions, and data updates in 250-ms intervals. Between these intervals, the BQ40Z80 is in a reduced power stage.
- In SLEEP mode, the BQ40Z80 performs measurements, calculations, protection decisions, and data updates
 in adjustable time intervals. Between these intervals, the BQ40Z80 is in a reduced power stage. The
 BQ40Z80 has a wake function that enables exit from SLEEP mode when current flow or failure is detected.
- In SHUTDOWN mode, the BQ40Z80 is completely disabled.

9 Applications and Implementation

Note

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

Copyright © 2021 Texas Instruments Incorporated



9.1 Application Information

The BQ40Z80 is a gas gauge with primary protection support, and can be used with a 2-series to 6-series liion/li-polymer battery pack. To implement and design a comprehensive set of parameters for a specific battery pack, the Battery Management Studio (BQSTUDIO) graphical user-interface tool must be installed on a PC during development.

9.2 Typical Applications




図 9-1. BQ40Z80EVM Gauge and Protector Schematic

0°C

Disabled

9.2.1 Design Requirements

表 9-1 shows the default settings for the main parameters. Use the BQSTUDIO tool to update the settings to meet the specific application or battery pack configuration requirements.

The device should be calibrated before any gauging test. Follow the BQSTUDIO **Calibration** page to calibrate the device, and use the BQSTUDIO **Chemistry** page to update the match chemistry profile to the device. *Design Parameters* shows all of the settings that are configurable in BQSTUDIO and in the BQ40Z80 firmware.

表 9-1. Design Parameters

DESIGN PARAMETER EXAMPLE Cell Configuration 6s (6-series)(1) **Design Capacity** 6000 mAh **Device Chemistry** 1210 (LiCoO₂/graphitized carbon) 4300 mV Cell Overvoltage at Standard Temperature 2500 mV Cell Undervoltage Shutdown Voltage 2300 mV Overcurrent in CHARGE Mode 6000 mA Overcurrent in DISCHARGE Mode -6000 mA Short Circuit in CHARGE Mode 0.1 V/Rsense across SRP, SRN Short Circuit in DISCHARGE Mode 0.1 V/Rsense across SRP, SRN 4500 mV Safety Overvoltage Cell Balancing Disabled Internal and External Temperature Sensor External Temperature Sensor is used. **Undertemperature Charging** 0°C

9.2.2 Detailed Design Procedure

This application section uses the BQ40Z80 evaluation module (EVM) and jumper configurations to allow the user to evaluate many of the BQ40Z80 features.

9.2.2.1 Using the BQ40Z80EVM with BQSTUDIO

Undertemperature Discharging

BROADCAST Mode

The firmware installed on the BQSTUDIO tool has BQ40Z80 default values, which are summarized in the BQ40Z80 Technical Reference Manual (SLUUBT5). Using the BQSTUDIO tool, these default values can be changed to cater to specific application requirements during development once the system parameters, such as fault trigger thresholds for protection, enable/disable of certain features for operation, configuration of cells, chemistry that best matches the cell used, and more, are known.

9.2.2.2 High-Current Path

The high-current path begins at the PACK+ terminal of the battery pack. As charge current travels through the pack, it finds its way through protection FETs, a chemical fuse, the lithium-ion cells and cell connections, and the sense resistor, and then returns to the PACK- terminal. In addition, some components are placed across the PACK+ and PACK- terminals to reduce effects from electrostatic discharge.

9.2.2.2.1 Protection FETs

Select the N-CH charge and discharge FETs for a given application. For a 7-series cell application, the charge FET must be rated above the max voltage, and for this reason the TI CSD18504Q5A is used. The TI CSD18504Q5A is a 50-A, 40-V device with Rds(on) of 5.3 m Ω when the gate drive voltage is 10 V. For the

Copyright © 2021 Texas Instruments Incorporated

⁽¹⁾ When using the device the first time, if the a 1-s or 2-s battery pack is used, then a charger or power supply should be connected to the PACK+ terminal to prevent device shutdown. Then update the cell configuration (see the BQ40Z80 Technical Reference Manual [SLUUBT5] for details) before removing the charger connection.



discharge FET, it may see a higher voltage, and so the TI CSD18540Q5B is used. The TI CSD18540Q5B is a 100-A, 60-V device with Rds(on) of 1.8 m Ω when the gate drive voltage is 10 V.

If a precharge FET is used, R2 is calculated to limit the precharge current to the desired rate. Be sure to account for the power dissipation of the series resistor. The precharge current is limited to $(V_{CHARGER} - V_{BAT})/R2$ and maximum power dissipation is $(V_{CHARGER} - V_{BAT})^2/R2$.

The gates of all protection FETs are pulled to the source with a high-value resistor between the gate and source to ensure they are turned off if the gate drive is open.

Capacitors C1 and C2 help protect the FETs during an ESD event. Using two devices ensures normal operation if one becomes shorted. To have good ESD protection, the copper trace inductance of the capacitor leads must be designed to be as short and wide as possible. Ensure that the voltage rating of both C1 and C2 are adequate to hold off the applied voltage if one of the capacitors becomes shorted.

9.2.2.2.2 Chemical Fuse

The chemical fuse (Dexerials, Uchihashi, and so on) is ignited under command from either the bq771800 secondary voltage protection IC or from the FUSE pin of the gas gauge. Either of these events applies a positive voltage to the gate of Q9, which then sinks current from the third terminal of the fuse, causing it to ignite and open permanently.

It is important to carefully review the fuse specifications and match the required ignition current to that available from the N-CH FET. Ensure that the proper voltage, current, and Rds(on) ratings are used for this device. The fuse control circuit is discussed in detail in セクション 9.2.2.3.5.

9.2.2.2.3 Lithium-Ion Cell Connections

The important part about the cell connections is that high current flows through the top and bottom connections; therefore, the voltage sense leads at these points must be made with a Kelvin connection to avoid any errors due to a drop in the high-current copper trace. The location marked 6P indicates the Kelvin connection of the most positive directly measured battery node. The single-point connection at 1N to the low-current ground is needed to avoid an undesired voltage drop through long traces while the gas gauge is measuring the bottom cell voltage.

9.2.2.2.4 Sense Resistor

As with the cell connections, the quality of the Kelvin connections at the sense resistor is critical. The sense resistor must have a temperature coefficient no greater than 50 ppm to minimize current measurement drift with temperature. Choose the value of the sense resistor to correspond to the available overcurrent and short-circuit ranges of the BQ40Z80. Select the smallest value possible to minimize the negative voltage generated on the BQ40Z80 V_{SS} node(s) during a short circuit. This pin has an absolute minimum of -0.3~V. Parallel resistors can be used as long as good Kelvin sensing is ensured. The device is designed to support a $1-m\Omega$ to $3-m\Omega$ sense resistor, and a $1-m\Omega$ sense resistor is used, shown as R52. When using $1-m\Omega$, large currents during a short circuit event can cause the voltage across the sense resistor to exceed the abs max of the pin. Therefore, it is required to place $100-\Omega$ series resistors R47 and R48 as shown in the schematic.

9.2.2.2.5 ESD Mitigation

A pair of series 0.1-µF ceramic capacitors is placed across the PACK+ and PACK- terminals to help mitigate external electrostatic discharges. The two devices in series ensure continued operation of the pack if one of the capacitors becomes shorted.

Optionally, a transorb such as the SMBJ2A can be placed across the terminals to further improve ESD immunity.

9.2.2.3 Gas Gauge Circuit

The gas gauge circuit includes the BQ40Z80 and its peripheral components. These components are divided into the following groups: differential low-pass filter, PBI, system present, SMBus communication, FUSE circuit, and LED.

Product Folder Links: BQ40Z80

9.2.2.3.1 Coulomb-Counting Interface

The BQ40Z80 uses an integrating delta-sigma ADC for current measurements. Add a $100-\Omega$ resistor from the sense resistor to the SRP and SRN inputs of the device. Place a 100-pF (C29) filter capacitor across the SRP and SRN inputs. Optional $0.1-\mu F$ filter capacitors (C26 and C27) can be added for additional noise filtering, if required for your circuit.

9.2.2.3.2 Power Supply Decoupling and PBI

The BQ40Z80 has an internal LDO that is internally compensated and does not require an external decoupling capacitor.

The PBI pin is used as a power supply backup input pin providing power during brief transient power outages. A standard 2.2-µF ceramic capacitor is connected from the PBI pin to ground.

9.2.2.3.3 System Present

The System Present signal is used to inform the gas gauge whether the pack is installed into or removed from the system. In the host system, this pin is grounded. The $\overline{\text{PRES}}$ pin of the BQ40Z80 is used if J5[1, 2] jumper is installed, and is occasionally sampled to test for system present. To save power, an internal pullup is provided by the gas gauge during a brief 4-µs sampling pulse once per second. A resistor can be used to pull the signal low and the resistance must be 20 k Ω or lower to ensure that the test pulse is lower than the VIL limit. The pullup current source is typically 10 µA to 20 µA.

Because the System Present signal is part of the pack connector interface to the outside world, it must be protected from external electrostatic discharge events. An integrated ESD protection on the PRES device pin reduces the external protection requirement to just R12 for an 8-kV ESD contact rating. However, if it is possible that the System Present signal may short to PACK+, then an E2 spark gap must be included for high-voltage protection.

9.2.2.3.4 SMBus Communication

The SMBus clock and data pins have integrated high-voltage ESD protection circuits; however, adding a ESD protection device, TPD1E10B06D (U5 and U6) and series resistor (R50 and R51), provides more robust ESD performance.

The SMBus clock and data lines have an internal pulldown. When the gas gauge senses that both lines are low (such as during removal of the pack), the device performs auto-offset calibration and then goes into SLEEP mode to conserve power.

9.2.2.3.5 FUSE Circuitry

The FUSE pin of the BQ40Z80 is designed to ignite the chemical fuse if one of the various safety criteria is violated. The FUSE pin also monitors the state of the secondary-voltage protection IC. Q9 ignites the chemical fuse when its gate is high. The output of the bq7718xx is divided by R22 and R30, which provides adequate gate drive for Q9 while guarding against excessive back current into the bq7718xx if the FUSE signal is high.

Using C8 is generally a good practice, especially for RFI immunity. C8 may be removed, if desired, because the chemical fuse is a comparatively slow device and is not affected by any sub-microsecond glitches that come from the FUSE output during the cell connection process.

If the AFEFUSE output is not used, it should be connected to VSS.

When the BQ40Z80 is commanded to ignite the chemical fuse, the FUSE pin activates to give a typical 8-V output.

9.2.2.4 Secondary-Current Protection

The BQ40Z80 provides secondary overcurrent and short-circuit protection, cell balancing, cell voltage multiplexing, and voltage translation. The following discussion examines cell and battery inputs, pack and FET control, temperature output, and cell balancing.

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



9.2.2.4.1 Cell and Battery Inputs

Each cell input is conditioned with a simple RC filter, which provides ESD protection during cell connect and acts to filter unwanted voltage transients. The resistor value allows some trade-off for cell balancing versus safety protection.

The BQ40Z80 has integrated cell balancing FETs The internal cell balancing FETs allow the AFE to bypass cell current around a given cell or numerous cells. External series resistors placed between the cell connections and the VCx I/O pins set the balancing current magnitude. The internal FETs provide a 200- Ω resistance (2 V < VDS < 4 V). Series input resistors between 100 Ω and 1 k Ω are recommended for effective cell balancing.

The BAT input uses a diode (D6) to isolate and decouple it from the cells in the event of a transient dip in voltage caused by a short-circuit event.

9.2.2.4.2 External Cell Balancing

Internal cell balancing can only support up to 10 mA. External cell balancing provides another option for faster cell balancing. For details, refer to the application note, Fast Cell Balancing Using External MOSFET (SLUA420).

9.2.2.4.3 PACK and FET Control

The PACK and V_{CC} inputs provide power to the BQ40Z80 from the charger. The PACK input also provides a method to measure and detect the presence of a charger. The PACK input uses a $100-\Omega$ resistor; whereas, the V_{CC} input uses a diode to guard against input transients and prevents misoperation of the date driver during short-circuit events.

The N-CH charge and discharge FETs are controlled with 10-kΩ series gate resistors, which provide a switching time constant of a few microseconds. The 10-M Ω resistors ensure that the FETs are off in the event of an open connection to the FET drivers. Q4 is provided to protect the discharge FET (Q3) in the event of a reverseconnected charger. Without Q4, Q3 can be driven into its linear region and suffer severe damage if the PACK+ input becomes slightly negative. Q4 turns on in that case to protect Q3 by shorting its gate to source. To use the simple ground gate circuit, the FET must have a low gate turn-on threshold. If it is desired to use a more standard device, such as the 2N7002, as the reference schematic, the gate should be biased up to 3.3 V with a high-value resistor. The BQ40Z80 device has the capability to provide a current-limited charging path typically used for low battery voltage or low temperature charging. The BQ40Z80 device uses an external P-CH, precharge FET controlled by PCHG.

9.2.2.4.4 Pre-Discharge Control

Some applications have a large capacitive load that requires a pre-discharge feature that can slowly charge the cap and avoid a large current that may trip the OC protection. The BQ40Z80 device can be configured to use the PDSG output of Pins 16, 17, or 20 to drive the N-CH FET Q7 to turn on the pre-discharge P-CH FET Q5. The precharge rate can be set by adjusting the resistor R9.

9.2.2.4.5 Temperature Output


For the BQ40Z80 device, up to four thermistor inputs can be configured. TS1, TS2, TS3, and TS4 provide thermistor drive-under program control. Each pin can be enabled with an integrated 18-k Ω (typical) linearization pullup resistor to support the use of a 10-kΩ at 25°C (103) NTC external thermistor, such as a Mitsubishi BN35-3H103. The reference design includes four 10-kΩ thermistors: RT1, RT2, RT3, and RT4.

9.2.2.4.6 LEDs

Multifunction Pins 20, 21, and 22 can be configured as three LED control outputs that provide constant current sinks for driving external LEDs. These outputs are configured to provide voltage and control for up to six LEDs. No external bias voltage is required. Unused LEDCNTL pins can remain open or they can be connected to V_{SS}. The $\overline{\text{DISP}}$ pin should be connected to V_{SS} if the LED feature is not used.

Product Folder Links: BQ40Z80

9.2.3 Application Curve



10 Power Supply Recommendations

The device manages its supply voltage dynamically according to the operation conditions. Normally, the BAT input is the primary power source to the device. The BAT pin should be connected to the positive termination of the battery stack. The input voltage for the BAT pin ranges from 2.2 V to 32 V.

The VCC pin is the secondary power input, which activates when the BAT voltage falls below minimum V_{CC} . This enables the device to source power from a charger (if present) connected to the PACK pin. The VCC pin should be connected to the common drain of the CHG and DSG FETs. The charger input should be connected to the PACK pin.



11 Layout

11.1 Layout Guidelines

A battery fuel gauge circuit board is a challenging environment due to the fundamental incompatibility of high-current traces and ultra-low current semiconductor devices. The best way to protect against unwanted trace-to-trace coupling is with a component placement, such as that shown in 🗵 11-1, where the high-current section is on the opposite side of the board from the electronic devices. This may not possible in many situations due to mechanical constraints. Still, every attempt should be made to route high-current traces away from signal traces, which enter the BQ40Z80 directly. IC references and registers can be disturbed and in rare cases damaged due to magnetic and capacitive coupling from the high-current path.

Note

During surge current and ESD events, the high-current traces appear inductive and can couple unwanted noise into sensitive nodes of the gas gauge electronics, as illustrated in \boxtimes 11-2.




図 11-1. Separating High- and Low-Current Sections Provides an Advantage in Noise Immunity





図 11-2. Avoid Close Spacing Between High-Current and Low-Level Signal Lines

Kelvin voltage sensing is extremely important in order to accurately measure current and top and bottom cell voltages. Place all filter components as close as possible to the device. Route the traces from the sense resistor in parallel to the filter circuit. Adding a ground plane around the filter network can add additional noise immunity.

11-3 and 11-4 demonstrate correct kelvin current sensing.

Product Folder Links: BQ40Z80



To SRP - SRN pin or HSRP - HSRN pin

☑ 11-3. Sensing Resistor PCB Layout





図 11-4. Sense Resistor, Ground Shield, and Filter Circuit Layout

11.1.1 Protector FET Bypass and Pack Terminal Bypass Capacitors

Use wide copper traces to lower the inductance of the bypass capacitor circuit. In \boxtimes 11-5, an example layout demonstrates this technique. Note that in the BQ40Z80EVM-Rev A Schematic, these capacitors are C1, C2, C3, and C4.



Copyright © 2016, Texas Instruments Incorporated

図 11-5. Wide Copper Traces Lower the Inductance of Bypass Capacitors C1, C2, and C3

11.1.2 ESD Spark Gap

Protect the SMBus clock, data, and other communication lines from ESD with a spark gap at the connector. The pattern in 🗵 11-6 is recommended, with 0.2-mm spacing between the points.

Copyright © 2021 Texas Instruments Incorporated






図 11-6. Recommended Spark-Gap Pattern Helps Protect Communication Lines from ESD

11.2 Layout Examples




図 11-7. BQ40Z80EVM Top Composite

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated






図 11-8. BQ40Z80EVM Top Layer




図 11-9. BQ40Z80EVM GND Layer






図 11-10. BQ40Z80EVM Signal Layer




図 11-11. BQ40Z80EVM Bottom Layer




図 11-12. BQ40Z80EVM Bottom Layer Composite



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:

- BQ40Z80 Technical Reference Manual (SLUUBT5)
- BQ40Z80 Manufacture, Production, and Calibration Application Note (SLUA868)
- BQ40Z80EVM Li-Ion Battery Pack Manager Evaluation Module User's Guide (SLUUBZ5)
- How to Complete a Successful Learning Cycle for the BQ40Z80 Application Note (SLUA848)
- TI Fuel Gauge Authentication Key Packager and Programmer Tools User's Guide (SLUUBU3)

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

12.4 Trademarks

Impedance Track[™] and TI E2E[™] are trademarks of Texas Instruments.

Impedance Track® is a registered trademark of Texas Instruments.

Intel® is a registered trademark of Intel.

すべての商標は、それぞれの所有者に帰属します。

12.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい ESD 対策をとらないと、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

12.6 用語集

TI 用語集 この用語集には、用語や略語の一覧および定義が記載されています。

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, package, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: BQ40780



www.ti.com 28-Sep-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
BQ40Z80RSMR	ACTIVE	VQFN	RSM	32	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BQ40Z80	Samples
BQ40Z80RSMT	ACTIVE	VQFN	RSM	32	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BQ40Z80	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

www.ti.com 28-Sep-2021

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Aug-2020

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ40Z80RSMR	VQFN	RSM	32	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ40Z80RSMT	VQFN	RSM	32	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

www.ti.com 17-Aug-2020




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ40Z80RSMR	VQFN	RSM	32	3000	367.0	367.0	35.0
BQ40Z80RSMT	VQFN	RSM	32	250	210.0	185.0	35.0

4 x 4, 0.4 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションが適用される各種規格や、その他のあらゆる安全性、セキュリティ、またはその他の要件を満たしていることを確実にする責任を、お客様のみが単独で負うものとします。上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売約款 (https://www.tij.co.jp/ja-jp/legal/terms-of-sale.html)、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

日本語版 日本テキサス・インスツルメンツ合同会社 Copyright © 2021, Texas Instruments Incorporated