









BQ51013B

BQ51013B 高集積、Qi (WPC v1.2) 準拠ワイヤレス・レシーバ電源

1 特長

- 統合型ワイヤレス電源レシーバ・ソリューション
 - 全体ピーク AC/DC 効率:93%
 - フル同期整流器
 - WPC v1.2 準拠の通信制御
 - 出力電圧調整
 - RX コイルと出力の間に必要な唯一の IC
- Wireless Power Consortium (WPC) v1.2 準拠 (FOD イネーブル) の高精度電流センス
- 整流回路の動的制御により負荷過渡応答を向上
- 動的効率スケーリングにより広範囲の出力電力で性能 を最適化
- 適合型の通信制限により安定した通信を実現
- 最大 20V の入力電圧に対応
- 低消費電力の整流回路による過電圧クランプ (V_{OVP} = 15V)
- サーマル・シャットダウン
- 温度監視、充電完了、フォルト・ホスト制御用の多機能 NTC / 制御ピン

2 アプリケーション

- WPC v1.2 準拠のレシーバ
- 携帯電話とスマートフォン
- ヘッドセット
- デジタル・カメラ
- 携帯用メディア・プレーヤ
- ハンドヘルド機器

簡略回路図

3 概要

BQ51013B は先進的で柔軟性の高いシングルチップの 2 次側デバイスであり、最大 5W を供給可能な携帯アプリ ケーションのワイヤレス給電に適しています。BQ51013B はレシーバ (RX) の AC/DC 電力変換およびレギュレーシ ョンを実現し、Wireless Power Consortium (WPC) Qi v1.2 通信プロトコルの準拠に必要なデジタル制御を内蔵 しています。BQ50012A 1 次側コントローラ (またはその 他の Qi トランスミッタ) との組み合わせにより、BQ51013B はワイヤレス給電ソリューション用の完全な非接触電力伝 送システムを実現します。2次側から1次側へのグローバ ル・フィードバックを確立して、Qi v1.2 プロトコルを使用す る電力伝送プロセスを制御します。


BQ51013Bは、低抵抗の同期整流回路、低ドロップアウ ト・レギュレータ (LDO)、デジタル制御、高精度の電圧 / 電 流ループを内蔵し、高効率と低消費電力を実現します。

また、BQ51013B は、デジタル・コントローラも搭載してお り、WPC v1.2 規格で設定された範囲内でモバイル機器 の受電量を計算します。その後、この情報がコントローラか らトランスミッタ (TX) に伝達されるため、TX は磁気インタ ーフェイス内の異物の有無を判断でき、磁界内の安全性 が向上します。この異物検出機能 (FOD) は、WPC v1.2 仕様で搭載を義務付けられています。

製品情報(1)

部品番号	パッケージ	本体サイズ (公称)
BQ51013B	VQFN (20)	4.50mm × 3.50mm
DQ31013B	DSBGA (28)	3.00mm × 1.90mm

利用可能なすべてのパッケージについては、データシートの末尾 にある注文情報を参照してください。



ワイヤレス給電システムの概要



Table of Contents

1 特長	1	8.4 Device Functional Modes	29
2 アプリケーション		9 Application and Implementation	30
3 概要		9.1 Application Information	30
4 Revision History		9.2 Typical Applications	30
5 Device Comparison Table		10 Power Supply Recommendations	38
6 Pin Configuration and Functions		11 Layout	38
Pin Functions		11.1 Layout Guidelines	38
7 Specifications		11.2 Layout Example	39
7.1 Absolute Maximum Ratings		12 Device and Documentation Support	40
7.2 ESD Ratings		12.1 Device Support	40
7.3 Recommended Operating Conditions		12.2ドキュメントの更新通知を受け取る方法	40
7.4 Thermal Information		12.3 サポート・リソース	40
7.5 Electrical Characteristics		12.4 Trademarks	40
7.6 Typical Characteristics		12.5 静電気放電に関する注意事項	40
8 Detailed Description		12.6 用語集	
8.1 Overview		13 Mechanical, Packaging, and Orderable	
8.2 Functional Block Diagram		Information	40
8.3 Feature Description	15	1,0	
·			

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

C	hanges from Revision C (March 2018) to Revision D (September 2020)	Page
•	文書全体にわたって表、図、相互参照の採番方法を更新。	1
•	Added device comparison table	4
•	Changed From: "No Response" To: "EPT 0x00, Unknown" in the EPT column of 表 8-3	19
•	Changed From: "Termination" To: "EPT 0x01, Charge Complete" in the EPT column of 表 8-3	19
•	Changed "R _O is fixed at 20 kΩ" To: "R2 is fixed at 20 kΩ"	<mark>2</mark> 4
•	Changed β = 4500 To: β = 3380 in the title of \boxtimes 8-13	24
•	Changed "Fault indication" To: "Over-Temperature Fault" in the 3-State Driver Recommendations for the	ne TS/
	CTRL Pin section	26
•	Changed: "Charge done indication" To: "End Power Transfer 0x00 (EPT Unknown)" in the 3-State Driv Recommendations for the TS/CTRL Pin section	er
•	Changed 表 8-6	
•	Replaced the paragraph following 表 8-6	26
_		
С	hanges from Revision B (August 2015) to Revision C (March 2018)	Page

Changes from Revision A	(October 2013) to	Revision B	(August 2015)

Page

•	「ESD 定格」表、「機能説明」セクション、「デバイスの機能モード」、「アプリケーションと実装」セクション、「電源に関す
	る推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッ
	ケージ、および注文情報」セクションを追加。1
•	Added V _{AD} for clarity
•	Changed UVLO to V _{UVLO} for clarity
•	Added V _{HYS-UVLO} for clarity
	Added V _{HYS-OVP} for clarity
	Added V _{COLD-Hyst} for clarity
•	Added V _{HOT-Hyst} for clarity
•	Changed V _{CTRL} for clarity
•	Changed T _{J-SD} and T _{J-Hys} for clarity
•	Added V _{AD-Pres} and V _{AD-PresH} for clarity
•	Changed to V _{AD-Diff} for clarity
•	Added I _{OUT-SR} and I _{OUT-SRH} for clarity
	Changed Conditons for correct EPT packet
_	
C	hanges from Revision * (March 2013) to Revision A (October 2013)
•	Changed UVLO spec MIN value from 2.6 to 2.5 V
•	Changed I _{LIM SC} spec MIN value from 120 to 116 mA
•	Changed $V_{OUT-REG}$, I_{LOAD} = 1000 mA, MIN value from 4.93 to 4.95 V and I_{LOAD} = 10 mA, MIN value from 4.93
	to 4.96 V and MAX value from 5.04 to 5.06 V
•	Changed I _{COMM} spec MIN, TYP, MAX values from 343, 378, 425 to 330, 381, and 426 mA respectively
•	Changed I_{OUT} spec MAX value from 130 to 135 mA for I_{LOAD} 200 \rightarrow 0 mA; and, TYP value from 25 to 30 mA
	for $I_{LOAD} 0 \rightarrow 200 \text{ mA}$



5 Device Comparison Table

DEVICE	FUNCTION	V _{OUT} (V _{BAT-REG})	PROTOCOL	MAXIMUM P _{OUT}	I ² C
BQ51003	Wireless Receiver	5 V	Qi v1.2	2.5 W	No
BQ51013B	Wireless Receiver	5 V	Qi v1.2	5 W	No
BQ51010B	Wireless Receiver	7 V	Qi v1.1	5 W	No
BQ51020	Wireless Receiver	4.5 to 8 V	Qi v1.1	5 W	No
BQ51021	Wireless Receiver	4.5 to 8 V	Qi v1.1	5 W	Yes
BQ51221	Dual Mode Wireless Receiver	4.5 to 8 V	Qi v1.1, PMA	5 W	Yes
BQ51025	Wireless Receiver	4.5 to 10 V	Qi v1.2 (in 5 W mode)	10 W	Yes
BQ51050B	Wireless Receiver and Direct Charger	4.2 V	Qi v1.1	5 W	No
BQ51051B	Wireless Receiver and Direct Charger	4.35 V	Qí v1.1	5 W	No
BQ51052B	Wireless Receiver and Direct Charger	4.4 V	Qi v1.1	5 W	No

Product Folder Links: BQ51013B

6 Pin Configuration and Functions





図 6-1. YFP Package 28-Pin DSBGA Top View



The exposed thermal pad should be connected to ground.

図 6-2. RHL Package 20-Pin VQFN Top View

Pin Functions

PIN		1/0	DESCRIPTION			
NAME	YFP	RHL	"0	DESCRIPTION		
AC1	B3, B4	2	ı	AC input from receiver coil.		
AC2	B1, B2	19	ı	AC input nom receiver coil.		
AD	G4	9	ı	f AD functionality is used, connect this pin to the wired adapter input. When V _{AD-Pres} is applied to this pin wireless charging is disabled and AD_EN is driven low. Connect a 1-μF capacitor from AD to PGND. If unused, the capacitor is not required and AD should be connected directly to PGND.		
AD-EN	F3	8	0	Push-pull driver for external PFET when wired charging is active. Float if not used.		
BOOT1 C4 3		3	0	Bootstrap capacitors for driving the high-side FETs of the synchronous rectifier. Connect a 10-nF		
воот2	C1	17	0	ceramic capacitor from BOOT1 to AC1 and from BOOT2 to AC2.		
CHG	F4	7	0	Open-drain output – active when OUT is enabled. Float or tie to PGND if unused.		
CLAMP2	E2	16	0	Open-drain FETs which are used for a non-power dissipative overvoltage AC clamp protection. When		
CLAMP1	CLAMP1 E3 5		0	the RECT voltage goes above 15 V, both switches will be turned on and the capacitors will act as a low impedance to protect the device from damage. If used, capacitors are used to connect CLAMP1 to AC1 and CLAMP2 to AC2. Recommended connections are 0.47-µF capacitors.		
COMM1	E4	6	0	Open-drain outputs used to communicate with primary by varying reflected impedance. Connect a		
COMM2	E1	15	0	capacitor from COMM1 to AC1 and a capacitor from COMM2 to AC2 for capacitive load modulation. For resistive modulation connect COMM1 and COMM2 to RECT through a single resistor. See セクション 8.3.10 for more information.		
EN1	G3	10	I Inputs that allow user to enable and disable wireless and wired charging <en1 en2="">:</en1>			
EN2 G2 11		11	1	<00> Wireless charging is enabled unless AD voltage > V _{AD_Pres} . <01> Dynamic communication current limit disabled. <10> AD-EN pulled low, wireless charging disabled. <11> Wired and wireless charging disabled.		



PIN I/O		1/0	DESCRIPTION			
NAME	YFP	RHL	"	DESCRIPTION		
FOD	F2	14	ı	Input for the rectified power measurement. See セクション 8.3.16 for details.		
ILIM	G1	12	I/O	Programming pin for the over current limit. The total resistance from ILIM to GND (R_{ILIM}) sets the current limit. The schematic shown in \boxtimes 9-1 illustrates the R_{ILIM} as $R_1 + R_{FOD}$. Details can be found in 27.3×7.5 and \boxtimes 9-1.		
OUT	D1, D2, D3, D4	4	0	Output pin, delivers power to the load.		
PGND	A1, A2, A3, A4	1, 20		Power ground		
RECT	C2, C3	18	0	Filter capacitor for the internal synchronous rectifier. Connect a ceramic capacitor to PGND. Depending on the power levels, the value may be 4.7 μF to 22 μF.		
TS/CTRL	F1	13	I	Dual function pin: Temperature Sense (TS) and Control (CTRL) pin functionality. For the TS functionality connect TS/CTRL to ground through a Negative Temperature Coefficient (NTC) resistor. If an NTC function is not desired, connect to PGND with a 10-kΩ resistor. See セクション 8.3.13 for more details. For the CTRL functionality pull below V _{CTRL-Low} or pull above V _{CTRL-High} to send an End Power Transfer Packet. See 表 8-4 for more details.		
_	_	PAD	_	The exposed thermal pad should be connected to ground (PGND)		

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
	AC1, AC2	-0.8	20	
	RECT, COMM1, COMM2, OUT, CHG, CLAMP1, CLAMP2	-0.3	20	
Input voltage	AD, AD-EN	-0.3	30	V
	BOOT1, BOOT2	-0.3	26	
	EN1, EN2, FOD, TS/CTRL, ILIM	-0.3	7	
Input current	AC1, AC2		2	A(RMS)
Output current	OUT		1.5	Α
Output sink surrent	CHG		15	mA
Output sink current	COMM1, COMM2		1	Α
Junction temperature, T _J		-40	150	°C
Storage temperature, T _{stg}	(7)	-65	150	°C

⁽¹⁾ All voltages are with respect to the VSS terminal, unless otherwise noted.

7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

⁽²⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{RECT}	Voltage	RECT	4	10	V
I _{RECT}	Current through internal rectifier	RECT		1.5	Α
I _{OUT}	Output current	OUT		1.5	Α
V _{AD}	Adapter voltage	AD		15	V
I _{AD-EN}	Sink current	AD-EN		1	mA
I _{COMM}	COMMx sink current	COMM1, COMM2		500	mA
TJ	Junction temperature		0	125	°C

7.4 Thermal Information

		BQ5	BQ51013B			
	THERMAL METRIC ⁽¹⁾	RHL (VQFN)	YFP (DSBGA)	UNIT		
		20 PiNS	28 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	37.7	58.9	°C/W		
R _{θJC(top)}	Junction-to-case (top) thermal resistance	35.5	0.2	°C/W		
R _{θJB}	Junction-to-board thermal resistance	13.6	9.1	°C/W		
ΨЈТ	Junction-to-top characterization parameter	0.5	1.4	°C/W		
Ψ_{JB}	Junction-to-board characterization parameter	13.5	8.9	°C/W		
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	2.7	n/a	°C/W		

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Electrical Characteristics

over operating free-air temperature range, -40°C to 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{UVLO}	Undervoltage lockout	V _{RECT} : 0 V → 3 V	2.5	2.7	2.8	V
V _{HYS-UVLO}	Hysteresis on UVLO	V _{RECT} : 3 V → 2 V		250		mV
V _{RECT-OVP}	Input overvoltage threshold	V_{RECT} : 5 V \rightarrow 16 V	14.5	15	15.5	V
V _{HYS-OVP}	Hysteresis on OVP	V _{RECT} : 16 V → 5 V		150		mV
V _{RECT-Th1}	Dynamic V _{RECT} Threshold 1	I _{LOAD} < 0.1 x I _{IMAX} (I _{LOAD} rising)		7.08		V
V _{RECT-Th2}	Dynamic V _{RECT} Threshold 2	0.1 x I _{IMAX} < I _{LOAD} < 0.2 x I _{IMAX} (I _{LOAD} rising)		6.28		V
V _{RECT-Th3}	Dynamic V _{RECT} Threshold 3	$0.2 \times I_{\text{IMAX}} < I_{\text{LOAD}} < 0.4 \times I_{\text{IMAX}}$ (I_{LOAD} rising)		5.53		V
V _{RECT-Th4}	Dynamic V _{RECT} Threshold 4	I _{LOAD} > 0.4 x I _{IMAX} (I _{LOAD} rising)		5.11		V
V _{RECT-Track}	V _{RECT} TRACKING	In current limit, voltage above V _{OUT}	V	_{OUT} +0.25		V
I _{LOAD}	I _{LOAD} Hysteresis for dynamic V _{RECT} thresholds as a % of I _{ILIM}	I _{LOAD} falling		4%		
V _{RECT-DPM}	Rectifier undervoltage protection, restricts I _{OUT} at V _{RECT-DPM}		3	3.1	3.2	V
V _{RECT-REV}	Rectifier reverse voltage protection at the output	V _{RECT-REV} = V _{OUT} - V _{RECT} , V _{OUT} = 10 V		8	9	V
QUIESCENT	CURRENT					



over operating free-air temperature range, -40°C to 125°C (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Active chip quiescent current consumption	$I_{LOAD} = 0 \text{ mA}, 0^{\circ}\text{C} \le T_{J} \le 85^{\circ}\text{C}$		8	10	mA
I _{RECT}	Active chip quiescent current consumption from RECT	I _{LOAD} = 300 mA, 0°C ≤ T _J ≤ 85°C		2	3	mA
I _{OUT}	Quiescent current at the output when wireless power is disabled (Standby)	$V_{OUT} = 5 \text{ V}, 0^{\circ}\text{C} \le T_{J} \le 85^{\circ}\text{C}$		20	35	μΑ
I _{LIM} SHORT C	IRCUIT					
R _{ILIM-SHORT}	Highest value of ILIM resistance to ground (R _{ILIM}) considered a fault (short). Monitored for I _{OUT} > 100 mA	R_{ILIM} : 200 Ω \rightarrow 50 Ω. I_{OUT} latches off, cycle power to reset			120	Ω
t _{DGL-Short}	Deglitch time transition from ILIM short to I _{OUT} disable			1	5 0	ms
I _{ILIM_SHORT,OK}	I _{LIM-SHORT,OK} enables the ILIM short comparator when I _{OUT} is greater than this value	I _{LOAD} : 0 mA → 200 mA	116	145	165	mA
I _{ILIM_} SHORT,OK HYST	Hysteresis for I _{LIM-SHORT,OK} comparator	I_{LOAD} : 0 mA \rightarrow 200 mA		30		mA
l _{out}	Maximum output current limit, C _L	Maximum I _{LOAD} that will be delivered for 1 ms when I _{LIM} is shorted			2.45	Α
OUTPUT						
\/	Dogulated author valtage	I _{LOAD} = 1000 mA	4.95	5.00	5.04	V
V _{OUT-REG}	Regulated output voltage	I _{LOAD} = 10 mA	4.96	5.01	5.06	V
K _{ILIM}	Current programming factor for hardware protection	R _{ILIM} = K _{ILIM} / I _{ILIM} , where I _{ILIM} is the hardware current limit. I _{OUT} = 1 A	303	314	321	ΑΩ
K _{IMAX}	Current programming factor for the nominal operating current	I _{IMAX} = K _{IMAX} / R _{ILIM} where I _{MAX} is the maximum normal operating current. I _{OUT} = 1 A		262		ΑΩ
I _{OUT}	Current limit programming range				1500	mA
1	Command limit domina M/DC announciation	I _{OUT} > 300 mA		I _{OUT} + 50		mA
Ісомм	Current limit during WPC communication	I _{OUT} < 300 mA	330	381	426	mA
t _{HOLD}	Hold off time for the communication current limit during start-up	20		1		s
TS / CTRL FU	INCTIONALITY		•			
V _{TS-Bias}	Internal TS Bias Voltage (V _{TS} is the voltage at the TS/CTRL pin, V _{TS-Bias} is thet internal bias voltage)	$I_{TS-Bias}$ < 100 μ A (periodically driven see $t_{TS/CTRL}$)	2	2.2	2.4	V
V _{COLD}	Rising threshold	V _{TS-Bias} : 50% → 60%	56.5	58.7	60.8	%V _{TS-Bias}
V _{COLD-Hyst}	Falling hysteresis	V _{TS-Bias} : 60% → 50%		2		%V _{TS-Bias}
V _{HOT}	Falling threshold	V _{TS-Bias} : 20% → 15%	18.5	19.6	20.7	%V _{TS-Bias}
V _{HOT-Hyst}	Rising hysteresis	V _{TS-Bias} : 15% → 20%		3		%V _{TS-Bias}
V _{CTRL-High}	Voltage on CTRL pin for a high		0.2		5	V
V _{CTRL-Low}	Voltage on CTRL pin for a low		0		0.05	mV
t _{TS/CTRL-Meas}	Time period of TS/CTRL measurements (when V _{TS-Bias} is being driven internally)	Synchronous to the communication period		24		ms
t _{TS-Deglitch}	Deglitch time for all TS comparators			10		ms
R _{TS}	Pullup resistor for the NTC network. Pulled up to V _{TB-Bias}		18	20	22	kΩ
THERMAL PR	ROTECTION					
T _{J-SD}	Thermal shutdown temperature			155		°C

over operating free-air temperature range, -40°C to 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
T _{J-Hys}	Thermal shutdown hysteresis		20			°C
OUTPUT LO	GIC LEVELS ON CHG					
V _{OL}	Open-drain CHG pin	I _{SINK} = 5 mA			500	mV
I _{OFF}	CHG leakage current when disabled	V _{CHG} = 20 V			1	μΑ
COMM PIN						
R _{DS(ON)}	COMM1 and COMM2	V _{RECT} = 2.6 V		1.5		Ω
f _{сомм}	Signaling frequency on COMM pin			2		kbps
off	COMMx pin leakage current	V _{COMM1} = 20 V, V _{COMM2} = 20 V			1	μA
CLAMP PIN						
R _{DS(ON)}	CLAMP1 and CLAMP2			0.8	2	Ω
ADAPTER EI	NABLE			7 (
V _{AD-Pres}	V _{AD} Rising threshold voltage	$V_{AD} 0 V \rightarrow 5 V$	3.5	3.6	3.8	V
V _{AD-PresH}	V _{AD} hysteresis	V_{AD} 5 V \rightarrow 0 V		400		mV
I _{AD}	Input leakage current	V _{RECT} = 0 V, V _{AD} = 5 V			60	μA
R _{AD}	Pullup resistance from AD-EN to OUT when adapter mode is disabled and V _{OUT} > V _{AD} , EN-OUT	V _{AD} = 0 V, V _{OUT} = 5 V		200	350	Ω
$V_{AD\text{-Diff}}$	Voltage difference between V _{AD} and V _{AD-EN} when adapter mode is enabled	V _{AD} = 5 V, 0°C ≤ T _J ≤ 85°C	3	4.5	5	V
SYNCHRON	OUS RECTIFIER		2			
I _{OUT-SR}	I _{OUT} at which the synchronous rectifier enters half-synchronous mode, SYNC_EN	I _{LOAD} 200 mA → 0 mA	80	100	135	mA
I _{OUT-SRH}	Hysteresis for I _{OUT,SR} (full-synchronous mode enabled)	I _{LOAD} 0 mA → 200 mA		30		mA
V _{HS-DIODE}	High-side diode drop when the rectifier is in half-synchronous mode	$I_{AC-VRECT}$ = 250 mA and T_J = 25°C		0.7		V
EN1 AND EN	2		1			
V _{IL}	Input low threshold for EN1 and EN2				0.4	V
V _{IH}	Input high threshold for EN1 and EN2		1.3			V
R _{PD}	EN1 and EN2 pulldown resistance			200		kΩ
ADC (WPC R	ELATED MEASUREMENTS AND COEFFICIE	NTS)				
OUT SENSE	Accuracy of the current sense over the load range	IOUT = 750 mA - 1000 mA	-1.5%	0%	0.9%	



7.6 Typical Characteristics






図 7-5. Impact of Maximum Current setting (R_{ILIM}) on Rectifier Voltage (V_{RECT})




図 7-6. Impact of Load Current on Output Voltage





図 7-7. Impact of Load Current on Output Ripple



☑ 7-8. V_{OUT} vs Temperature








図 7-10. 1-A Load Step Full System Response







- 1. Efficiency measured from DC input to the transmitter to DC output of the receiver. The BQ500210EVM-689 TX was used for these measurements. Measurement subject to change if an alternate TX is used.
- 2. Total droop experienced at the output is dependent on receiver coil design. The output impedance must be low enough at that particular operating frequency in order to not collapse the rectifier below 5 V.
- On-the-go mode is enabled by driving EN1 high. In this test, the external PMOS is connected between the
 output of the BQ51013B device and the AD pin; therefore, any voltage source on the output is supplied to
 the AD pin.



8 Detailed Description

8.1 Overview

A wireless system consists of a charging pad (transmitter, TX or primary) and the secondary-side equipment (receiver, RX or secondary). There is a coil in the charging pad and in the secondary equipment which are magnetically coupled to each other when the secondary is placed on the primary. Power is then transferred from the transmitter to the receiver through coupled inductors (effectively an air-core transformer). Controlling the amount of power transferred is achieved by sending feedback (error signal) communication to the primary (to increase or decrease power).

The receiver communicates with the transmitter by changing the load seen by the transmitter. This load variation results in a change in the transmitter coil current, which is measured and interpreted by a processor in the charging pad. The communication is digital; packets are transferred from the receiver to the transmitter. Differential bi-phase encoding is used for the packets. The bit rate is 2-kbps.

Various types of communication packets have been defined. These include identification and authentication packets, error packets, control packets, end power packets, and power usage packets.

The transmitter coil stays powered off most of the time. It occasionally wakes up to see if a receiver is present. When a receiver authenticates itself to the transmitter, the transmitter will remain powered on. The receiver maintains full control over the power transfer using communication packets.





図 8-1. WPC Wireless Power System Indicating the Functional Integration of the BQ51013B

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Details of a Qi Wireless Power System and BQ51013 Power Transfer Flow Diagrams

The BQ51013B integrates a fully compliant WPC v1.2 communication algorithm in order to streamline receiver designs (no extra software development required). Other unique algorithms such as Dynamic Rectifier Control are also integrated to provide best-in-class system performance. This section provides a high level overview of these features by illustrating the wireless power transfer flow diagram from start-up to active operation.

During start-up operation, the wireless power receiver must comply with proper handshaking to be granted a power contract from the TX. The TX will initiate the handshake by providing an extended digital ping. If an RX is present on the TX surface, the RX will then provide the signal strength, configuration and identification packets to the TX (see volume 1 of the WPC specification for details on each packet). These are the first three packets sent to the TX. The only exception is if there is a true shutdown condition on the EN1/EN2, AD, or TS/CTRL pins



where the RX will shut down the TX immediately. See $\frac{1}{8}$ 8-4 for details. Once the TX has successfully received the signal strength, configuration and identification packets, the RX will be granted a power contract and is then allowed to control the operating point of the power transfer. With the use of the BQ51013B Dynamic Rectifier Control algorithm, the RX will inform the TX to adjust the rectifier voltage above 7 V prior to enabling the output supply. This method enhances the transient performance during system start-up. See $\frac{1}{2}$ 8-2 for the start-up flow diagram details.




図 8-2. Wireless Power Start-Up Flow Diagram

Once the start-up procedure has been established, the RX enters the active power transfer stage. This is considered the "main loop" of operation. The Dynamic Rectifier Control algorithm determines the rectifier voltage target based on a percentage of the maximum output current level setting (set by K_{IMAX} and the ILIM resistance to GND). The RX sends control error packets in order to converge on these targets. As the output current changes, the rectifier voltage target will dynamically change. The feedback loop of the WPC system is relatively slow where it can take up to 90 ms to converge on a new rectifier voltage target. It should be understood that the instantaneous transient response of the system is open loop and dependent on the RX coil output impedance at that operating point. More details on this is covered in the section Receiver Coil Load-Line Analysis. The "main loop" also determines if any conditions in $\frac{1}{1000}$ 8-4 are true in order to discontinue power transfer. See $\frac{1}{1000}$ 8-3 which illustrates the active power transfer loop.




図 8-3. Active Power Transfer Flow Diagram

Another requirement of the WPC v1.2 specification is to send the measured received power. This task is enabled on the device by measuring the voltage on the FOD pin which is proportional to the output current and can be scaled based on the choice of the resistor to ground on the FOD pin.

8.3.2 Dynamic Rectifier Control

The Dynamic Rectifier Control algorithm offers the end system designer optimal transient response for a given maximum output current setting. This is achieved by providing enough voltage headroom across the internal regulator at light loads in order to maintain regulation during a load transient. The WPC system has a relatively slow global feedback loop where it can take more than 90 ms to converge on a new rectifier voltage target. Therefore, the transient response is dependent on the loosely coupled transformers output impedance profile. The Dynamic Rectifier Control allows for a 2 V change in rectified voltage before the transient response will be observed at the output of the internal regulator (output of the BQ51013B). A 1-A application allows up to a $1.5-\Omega$ output impedance. The Dynamic Rectifier Control behavior is illustrated in \boxtimes 7-4 where R_{ILIM} is set to 220 Ω .

8.3.3 Dynamic Efficiency Scaling

The Dynamic Efficiency Scaling feature allows for the loss characteristics of the BQ51013B to be scaled based on the maximum expected output power in the end application. This effectively optimizes the efficiency for each application. This feature is achieved by scaling the loss of the internal LDO based on a percentage of the maximum output current. Note that the maximum output current is set by the K_{IMAX} term and the R_{ILIM} resistance (where $R_{ILIM} = K_{IMAX} / I_{MAX}$). The flow diagram shown in \boxtimes 8-3 illustrates how the rectifier is dynamically



controlled (*Dynamic Rectifier Control*) based on a fixed percentage of the I_{MAX} setting. $\frac{1}{2}$ 8-1 summarizes how the rectifier behavior is dynamically adjusted based on two different R_{ILIM} settings.

表 8-1. Dynamic Efficiency Scaling

OUTPUT CURRENT PERCENTAGE	R _{ILIM} = 500 Ω I _{MAX} = 0.5 A	R _{ILIM} = 220 Ω I _{MAX} = 1.14 A	V _{RECT}
0 to 10%	0 A to 0.05 A	0 A to 0.114 A	7.08 V
10 to 20%	0.05 A to 0.1 A	0.114 A to 0.227 A	6.28 V
20 to 40%	0.1 A to 0.2 A	0.227 A to 0.454 A	5.53 V
>40%	> 0.2 A	> 0.454 A	5.11 V

 \boxtimes 7-5 illustrates the shift in the *Dynamic Rectifier Control* behavior based on the two different R_{ILIM} settings. With the rectifier voltage (V_{RECT}) being the input to the internal LDO, this adjustment in the *Dynamic Rectifier Control* thresholds will dynamically adjust the power dissipation across the LDO where:

$$P_{DIS} = (V_{RECT} - V_{OUT}) \times I_{OUT}$$
(1)

☑ 7-3 illustrates how the system efficiency is improved due to the *Dynamic Efficiency Scaling* feature. Note that this feature balances efficiency with optimal system transient response.

8.3.4 R_{ILIM} Calculations

The BQ51013B includes a means of providing hardware overcurrent protection by means of an analog current regulation loop. The hardware current limit provides an extra level of safety by clamping the maximum allowable output current (current compliance). The $R_{\rm ILIM}$ resistor size also sets the thresholds for the dynamic rectifier levels and thus providing efficiency tuning per each application's maximum system current. The calculation for the total $R_{\rm ILIM}$ resistance is as follows:

$$R_{ILIM} = \frac{K_{IMAX}}{I_{MAX}}$$

$$I_{ILIM} = 1.2 \times I_{MAX} = \frac{K_{ILIM}}{R_{ILIM}}$$

$$R_{ILIM} = R_1 + R_{FOD}$$
(2)

where

- I_{MAX} is the expected maximum output current during normal operation.
- I_{II IM} is the hardware over current limit.

When referring to the application diagram shown in \boxtimes 9-1, R_{ILIM} is the sum of R_{FOD} and R_1 (the total resistance from the ILIM pin to GND).

8.3.5 Input Overvoltage

If the input voltage suddenly increases in potential (for example, due to a change in position of the equipment on the charging pad), the voltage-control loop inside the BQ51013B becomes active, and prevents the output from going beyond $V_{OUT\text{-REG}}$. The receiver then starts sending back error packets to the transmitter every 30 ms until the input voltage comes back to the $V_{RECT\text{-REG}}$ target, and then maintains the error communication every 250 ms.

If the input voltage increases in potential beyond $V_{RECT-OVP}$, the device switches off the LDO and communicates to the primary to bring the voltage back to $V_{RECT-REG}$. In addition, a proprietary voltage protection circuit is activated by means of C_{CLAMP1} and C_{CLAMP2} that protects the device from voltages beyond the maximum rating of the device.

8.3.6 Adapter Enable Functionality and EN1/EN2 Control

 $\ensuremath{\mathbb{Z}}$ 9-6 is an example application that shows the BQ51013B used as a wireless power receiver that can power mutliplex between wired or wireless power for the down-system electronics. In the default operating mode, pins EN1 and EN2 are low, which activates the adapter enable functionality. In this mode, if an adapter is not present the AD pin will be low, and $\overline{\text{AD-EN}}$ pin will be pulled to the higher of the OUT and AD pins so that the PMOS between OUT and AD will be turned off. If an adapter is plugged in and the voltage at the AD pin goes above V $_{\overline{\text{AD-EN}}}$, then wireless charging is disabled and the $_{\overline{\text{AD-EN}}}$ pin will be pulled approximately V_{AD} below the AD pin to connect AD to the secondary charger. The difference between AD and $_{\overline{\text{AD-EN}}}$ is regulated to a maximum of V_{AD-Diff} to ensure the V_{GS} of the external PMOS is protected.

The EN1 and EN2 pins include internal pulldown resistors (R_{PD}), so that if these pins are not connected BQ51013B defaults to $\overline{AD-EN}$ control mode. However, these pins can be pulled high to enable other operating modes as described in $\frac{1}{8}$ 8-2:

表 8-2. Adapter Enable Functionality

EN1	EN2	RESULT
0	0	Adapter control enabled. If adapter is present then secondary charger is powered by adapter, otherwise wireless charging is enabled when wireless power is available. Communication current limit is enabled.
0	1	Disables communication current limit.
1	0	AD-EN is pulled low, whether or not adapter voltage is present. This feature can be used for USB OTG applications.
1	1	Adapter and wireless charging are disabled, power will not be delivered by the OUT pin in this mode.

表 8-3. EN1/EN2 Control

EN1	EN2	WIRELESS POWER	WIRED POWER	OTG MODE	ADAPTIVE COMMUNICATION LIMIT	EPT
0	0	Enabled	Priority ⁽¹⁾	Disabled	Enabled	Not Sent to TX
0	1	Priority ⁽¹⁾	Enabled	Disabled	Disabled	Not Sent to TX
1	0	Disabled	Enabled	Enabled ⁽²⁾	N/A	EPT 0x00, Unknown
1	1	Disabled	Disabled	Disabled	N/A	EPT 0x01, Charge Complete

- (1) If both wired and wireless power are present, wired or wireless is given priority based on EN2.
- (2) Allows for a boost-back supply to be driven from the output terminal of the RX to the adapter port through the external back-to-back PMOS FET.

As described in \gtrsim 8-3, when EN1 is low, both wired and wireless power are useable. If both are present, priority is set between wired and wireless by EN2. When EN1 is high, wireless power is disabled and wired power functionality is set by EN2. When EN1 is high but EN2 is low, wired power is enabled if present. Additionally, USB OTG mode is active. In USB OTG mode, a charger connected to the OUT pin can power the AD pin. Note that EN1 must be pulled high from an active source (microcontroller). Finally, pulling both EN1 and EN2 high disables both wired and wireless charging.

注

It is required to connect a back-to-back PMOS between AD and OUT so that voltage is blocked in both directions. Also, when AD mode is enabled no load can be pulled from the RECT pin as this could cause an internal device overvoltage in BQ51013B.



8.3.7 End Power Transfer Packet (WPC Header 0x02)

The WPC allows for a special command for the receiver to terminate power transfer from the transmitter termed End Power Transfer (EPT) packet. 表 8-4 specifies the v1.2 reasons column and their corresponding data field value. The condition column corresponds to the methodology used by BQ51013B to send equivalent message.

2x 0-4. Ellu Power Iralisier Packet							
MESSAGE	VALUE	CONDITION					
Unknown	0x00	AD > $V_{AD-Pres}$, or <en1 en2=""> = <10>, or TS/CTRL > V_{CTRL}- $High$, or TS > V_{COLD}</en1>					
Charge Complete	0x01	<en1 en2=""> = <11></en1>					
Internal Fault	0x02	$T_J > 150$ °C or $R_{ILIM} < 100 \Omega$					
Overtemperature	0x03	TS < V _{HOT} , or TS/CTRL < V _{CTRL-Low}					
Overvoltage	0x04	V _{RECT} target does not converge					
Overcurrent	0x05	Not sent					
Battery Failure	0x06	Not sent					
Reconfigure	0x07	Not sent					
No Response	0x08	Not sent					

表 8-4. End Power Transfer Packet

8.3.8 Status Outputs

The BQ51013B has one status output, $\overline{\text{CHG}}$. This output is an open-drain NMOS device that is rated to 20 V. The open-drain FET connected to the $\overline{\text{CHG}}$ pin will be turned on whenever the output of the power supply is enabled. The output of the power supply will not be enabled if the $V_{\text{RECT-REG}}$ does not converge at the no-load target voltage.

8.3.9 WPC Communication Scheme

The WPC communication uses a modulation technique termed "back-scatter modulation" where the receiver coil is dynamically loaded in order to provide amplitude modulation of the transmitter's coil voltage and current. This scheme is possible due to the fundamental behavior between two loosely coupled inductors (here between the TX and RX coils). This type of modulation can be accomplished by switching in and out a resistor at the output of the rectifier, or by switching in and out a capacitor across the AC1/AC2 net. \boxtimes 8-4 shows how to implement resistive modulation.




図 8-4. Resistive Modulation

図 8-5 shows how to implement capacitive modulation.






図 8-5. Capacitive Modulation

The amplitude change in the TX coil voltage or current can be detected by the transmitter's decoder. The resulting signal observed by the TX is shown in \boxtimes 8-6.




図 8-6. TX Coil Voltage/Current

The WPC protocol uses a differential bi-phase encoding scheme to modulate the data bits onto the TX coil voltage/current. Each data bit is aligned at a full period of 0.5 ms (t_{CLK}) or 2 kHz. An encoded ONE results in two transitions during the bit period and an encoded ZERO results in a single transition. See \boxtimes 8-7 for an example of the differential bi-phase encoding.






図 8-7. Differential Bi-Phase Encoding Scheme (WPC Volume 1: Low Power, Part 1 Interface Definition)

The bits are sent LSB first and use an 11-bit asynchronous serial format for each portion of the packet. This includes one start bit, n-data bytes, a parity bit, and a single stop bit. The start bit is always ZERO and the parity bit is odd. The stop bit is always ONE. 🗵 8-8 shows the details of the asynchronous serial format.




図 8-8. Asynchronous Serial Formatting (WPC Volume 1: Low Power, Part 1 Interface Definition)

Each packet format is organized as shown in 🗵 8-9.



図 8-9. Packet Format (WPC Volume 1: Low Power, Part 1 Interface Definition)

8.3.10 Communication Modulator

The BQ51013B device provides two identical, integrated communication FETs which are connected to the pins COMM1 and COMM2. These FETs are used for modulating the secondary load current which allows the BQ51013B to communicate error control and configuration information to the transmitter. \boxtimes 8-10 shows how the COMMx pins can be used for resistive load modulation. Each COMMx pin can handle at most a 24- Ω communication resistor. Therefore, if a COMMx resistor between 12 Ω and 24 Ω is required, COMM1 and COMM2 pins must be connected in parallel. The BQ51013B device does not support a COMMx resistor less than 12 Ω .

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated




図 8-10. Resistive Load Modulation

In addition to resistive load modulation, the BQ51013B is also capable of capacitive load modulation as shown in 8-11. In this case, a capacitor is connected from COMM1 to AC1 and from COMM2 to AC2. When the COMMx switches are closed there is effectively a 22 nF capacitor connected between AC1 and AC2. Connecting a capacitor in between AC1 and AC2 modulates the impedance seen by the coil, which will be reflected in the primary as a change in current.




図 8-11. Capacitive Load Modulation

8.3.11 Adaptive Communication Limit

The Qi communication channel is established through backscatter modulation as described in the previous sections. This type of modulation takes advantage of the loosely coupled inductor relationship between the RX and TX coils. Essentially, the switching in-and-out of the communication capacitor or resistor adds a transient load to the RX coil in order to modulate the TX coil voltage and current waveform (amplitude modulation). The consequence of this technique is that a load transient (load current noise) from the mobile device has the same signature. To provide noise immunity to the communication channel, the output load transients must be isolated from the RX coil. The proprietary feature *Adaptive Communication Limit* achieves this by dynamically adjusting the current limit of the regulator. When the regulator is put in current limit, any load transients will be offloaded to the battery in the system.

Note that this requires the battery charger device to have input voltage regulation (weak adapter mode). The output of the RX appears as a weak supply if a transient occurs above the current limit of the regulator.

The Adaptive Communication Limit feature has two current limit modes and is detailed in 表 8-5.

表 8-5. Adaptive Communication Limit

I _{OUT}	COMMUNICATION CURRENT LIMIT		
< 300 mA	Fixed 400 mA		

Product Folder Links: BQ51013B

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



表 8-5. Adaptive Communication Limit (continued)

I _{OUT}	COMMUNICATION CURRENT LIMIT
> 300 mA	I _{OUT} + 50 mA

The first mode is illustrated in \boxtimes 7-18. In this plot, an output load pulse of 300 mA is periodically introduced on a DC current level of 200 mA. Therefore, the 400 mA current limit is enabled. The pulses on V_{RECT} indicate that a communication packet event is occurring. When the output load pulse occurs, the regulator limits the pulse to a constant 400 mA and, therefore, preserves communication. Note that V_{OUT} drops to 4.5 V instead of GND. A charger device with an input voltage regulation set to 4.5 V allows this to occur by offloading the load transient support to the mobile device's battery.

The second mode is illustrated in \boxtimes 7-19. In this plot, an output pulse of 200 mA is periodically introduced on a DC current level of 400 mA. Therefore, the tracking current mode (I_{OUT} + 50 mA) is enabled. In this mode, the BQ51013B measures the active output current and sets the regulator's current limit 50 mA above this measurement. When the load pulse occurs during a communication packet event, the output current is regulated to 450 mA. As the communication packet event has finished the output load is allowed to increase. Note that during the time the regulator is in current limit V_{OUT} is reduced to 4.5 V and 5 V when not in current limit.

8.3.12 Synchronous Rectification

The BQ51013B provides an integrated, self-driven synchronous rectifier that enables high-efficiency AC to DC power conversion. The rectifier consists of an all NMOS H-Bridge driver where the backgates of the diodes are configured to be the rectifier when the synchronous rectifier is disabled. During the initial start-up of the WPC system the synchronous rectifier is not enabled. At this operating point, the DC rectifier voltage is provided by the diode rectifier. Once V_{RECT} is greater than V_{UVLO} , half synchronous mode will be enabled until the load current surpasses I_{BAT-SR} . Above I_{BAT-SR} the full synchronous rectifier stays enabled until the load current drops back below the hysteresis level ($I_{BAT-SRH}$) where half-synchronous mode is enabled re-enabled.

8.3.13 Temperature Sense Resistor Network (TS)

BQ51013B includes a ratiometric external temperature sense function. The temperature sense function has two ratiometric thresholds which represent a hot and cold condition. An external temperature sensor is recommended in order to provide safe operating conditions for the receiver product. This pin is best used for monitoring the surface that can be exposed to the end user (place the NTC resistor closest to where the user would physically contact the end product).

☑ 8-12 allows for any NTC resistor to be used with the given V_{HOT} and V_{COLD} thresholds.




図 8-12. NTC Circuit Options For Safe Operation of the Wireless Receiver Power Supply

The resistors R_1 and R_3 can be solved by resolving the system of equations at the desired temperature thresholds. The two equations are:

$$%V_{COLD} = \frac{\left(\frac{R_{3}(R_{NTC}|_{TCOLD} + R_{1})}{R_{3} + (R_{NTC}|_{TCOLD} + R_{1})} \times 100}{\left(\frac{R_{3}(R_{NTC}|_{TCOLD} + R_{1})}{R_{3} + (R_{NTC}|_{TCOLD} + R_{1})} + R2} \times 100}$$

$$%V_{HOT} = \frac{\left(\frac{R_{3}(R_{NTC}|_{THOT} + R_{1})}{R_{3} + (R_{NTC}|_{THOT} + R_{1})} \times 100}{\left(\frac{R_{3}(R_{NTC}|_{THOT} + R_{1})}{R_{3} + (R_{NTC}|_{THOT} + R_{1})} + R2} \times 100}$$

$$(3)$$

Where:

$$R_{\text{NTC}}|_{\text{TCOLD}} = R_{\text{o}} e^{\beta \left(\frac{1}{T_{\text{TCOLD}}} - \frac{1}{T_{\text{o}}}\right)}$$

$$R_{\text{NTC}}|_{\text{THOT}} = R_{\text{o}} e^{\beta \left(\frac{1}{T_{\text{HOT}}} - \frac{1}{T_{\text{o}}}\right)}$$
(4)

where

- T_{COLD} and T_{HOT} are the desired temperature thresholds in degrees Kelvin.
- R_O is the nominal resistance.
- β is the temperature coefficient of the NTC resistor.

R2 is fixed at 20 k Ω . An example solution is provided:

- R1 = 4.23 kΩ
- R3 = 66.8 kΩ

where the chosen parameters are:

- $%V_{HOT} = 19.6\%$
- %V_{COLD} = 58.7%
- T_{COLD} = −10°C
- T_{HOT} = 100°C
- $\beta = 3380$
- $R_O = 10 k\Omega$

The plot of the percent V_{TSB} vs. temperature is shown in \boxtimes 8-13:




図 8-13. Example Solution for an NTC Resistor with R_0 = 10 kΩ and β = 3380

 \boxtimes 8-14 illustrates the periodic biasing scheme used for measuring the TS state. An internal TS_READ signal enables the TS bias voltage (V_{TS-Bias}) for 24 ms. During this period, the TS comparators are read (with t_{TS} deglitch) and appropriate action is taken based on the temperature measurement. After this 24-ms period has elapsed, the TS_READ signal goes low, which causes the TS/CTRL pin to become high impedance. During the next 35 ms (priority packet period) or 235 ms (standard packet period), the TS voltage is monitored and compared to V_{CTRL-HI}. If the TS voltage is greater than V_{CTRL-HI} then a secondary device is driving the TS/CTRL pin and a CTRL = '1' is detected.




図 8-14. Timing Diagram For TS Detection Circuit

8.3.14 3-State Driver Recommendations for the TS/CTRL Pin

The TS/CTRL pin offers three functions with one 3-state driver interface:

- · NTC temperature monitoring
- Over-Temperature Fault
- End Power Transfer 0x00 (EPT Unknown)

A 3-state driver can be implemented with the circuit in \boxtimes 8-15 and the use of two GPIO connections. M3 and M4 and both resistors are external components.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated




図 8-15. 3-State Driver For TS/CTRL

Note that the signals *TERM and FAULT* are given by two GPIOs. The truth table for this circuit is found in 表 8-6:

2x 0-0. ITUIT Table							
TERM	FAULT	F (Result)					
1	0	High Impedance (Normal Mode)					
0	0	End Power Transfer 0x00					
1	1	End Power Transfer 0x03					

表 8-6. Truth Table

The default setting is TERM / FAULT = 1/0. In this condition, the TS-CTRL net is high impedance (high-z) and the NTC function is allowed to operate, normal operation. When TERM / FAULT = 1/1 the TS-CTRL pin is pulled to GND and the RX is shutdown with End Power Transfer Over Temperature sent to TX. When TERM / FAULT = 0/0, the TS-CTRL pin is pulled to the battery and the RX is shutdown with End Power Transfer Unknown sent to the TX.

8.3.15 Thermal Protection

The BQ51013B includes a thermal shutdown protection. If the die temperature reaches T_{J-SD} , the LDO is shut off to prevent any further power dissipation. In this case BQ51013B will send an EPT message of internal fault (0x02). Once the temperature falls T_{J-Hvs} below T_{J-SD} , operation can continue.

8.3.16 WPC v1.2 Compliance - Foreign Object Detection

The BQ51013B is a WPC v1.2 compatible device. In order to enable a Power Transmitter to monitor the power loss across the interface as one of the possible methods to limit the temperature rise of Foreign Objects, the BQ51013B reports its Received Power to the Power Transmitter. The Received Power equals the power that is available from the output of the Power Receiver plus any power that is lost in producing that output power (the power loss in the Secondary Coil and series resonant capacitor, the power loss in the Shielding of the Power Receiver, the power loss in the rectifier). In the WPC1.2 specification, foreign object detection (FOD) is enforced. This means the BQ51013B will send received power information with known accuracy to the transmitter.

WPC v1.2 defines Received Power as "the average amount of power that the Power Receiver receives through its Interface Surface, in the time window indicated in the Configuration Packet".

To receive certification as a WPC v1.2 receiver, the Device Under Test (DUT) is tested on a Reference Transmitter whose transmitted power is calibrated, the receiver must send a received power such that:

$$0 > (TX PWR)_{REF} - (RX PWR out)_{DUT} > -375 \text{ mW}$$
(5)

This 375-mW bias ensures that system will remain interoperable.

WPC v1.2 Transmitter is tested to see if it can detect reference Foreign Objects with a Reference receiver.



WPC v1.2 Specification will allow much more accurate sensing of Foreign Objects.

8.3.17 Receiver Coil Load-Line Analysis

When choosing a receiver coil, TI recommends analyzing the transformer characteristics between the primary coil and receiver coil through load-line analysis. This will capture two important conditions in the WPC system:

- Operating point characteristics in the closed loop of the WPC system.
- Instantaneous transient response prior to the convergence of the new operating point.

An example test configuration for conducting this analysis is shown in 🗵 8-16:




図 8-16. Load-Line Analysis Test Bench

Where:

- V_{IN} is a square-wave power source that should have a peak-to-peak operation of 19 V.
- C_P is the primary series resonant capacitor (for example, 100 nF for Type A1 coil).
- L_P is the primary coil of interest (such as, Type A1).
- L_S is the secondary coil of interest.
- \bullet $\,$ C $_{\!S}$ is the series resonant capacitor chosen for the receiver coil under test.
- C_D is the parallel resonant capacitor chosen for the receiver coil under test.
- C_B is the bulk capacitor of the diode bridge (voltage rating should be at least 25 V and capacitance value of at least 10 μF)
- · V is a Kelvin connected voltage meter
- · A is a series ammeter
- · R_I is the load of interest

TI recommends that the diode bridge be constructed of Schottky diodes.

The test procedure is as follows

- Supply a 19-V AC signal to L_P starting at a frequency of 210 kHz
- Measure the resulting rectified voltage from no load to the expected full load
- Repeat the above steps for lower frequencies (stopping at 110 kHz)

An example load-line analysis is shown in **図 8-17**:

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated




図 8-17. Example Load-Line Results

What \boxtimes 8-17 conveys about the operating point is that a specific load and rectifier target condition consequently results in a specific operating frequency (for the type A1 TX). For example, at 1 A the dynamic rectifier target is 5.15 V. Therefore, the operating frequency will be from 150 kHz to 160 kHz in the above example. This is an acceptable operating point. If the operating point ever falls outside the WPC frequency range (110 kHz - 205 kHz), the system will never converge and will become unstable.

In regards to transient analysis, there are two major points of interest:

- Rectifier voltage at the ping frequency (175 kHz).
- Rectifier voltage droop from no load to full load at the constant operating point.

In this example, the ping voltage will be approximately 5 V. This is above the UVLO of the BQ51013B and, therefore, start-up in the WPC system can be ensured. If the voltage is near or below the UVLO at this frequency, then start-up in the WPC system may not occur.

If the maximum load step is 1 A, the droop in this example will be approximately 1 V (using the 140 kHz load-line). To analyze the droop, locate the load-line that starts at 7 V at no-load. Follow this load-line to the maximum load expected and take the difference between the 7-V no-load voltage and the full-load voltage at that constant frequency. Ensure that the full-load voltage at this constant frequency is above 5 V. If it descends below 5 V, the output of the power supply will also droop to this level. This type of transient response analysis is necessary due to the slow feedback response of the WPC system. This simulates the step response prior to the WPC system adjusting the operating point.

注

Coupling between the primary and secondary coils will worsen with misalignment of the secondary coil. Therefore, it is recommended to re-analyze the load-lines at multiple misalignments to determine where, in planar space, the receiver will discontinue operation.

See 表 9-1 for recommended RX coils.

8.4 Device Functional Modes

The operational modes of the BQ51013B are described in the 299228.3. The BQ51013B has several functional modes. Start-up refers to the initial power transfer and communication between the receiver (BQ51013B circuit) and the transmitter. Power transfer refers to any time that the TX and RX are communicating and power is being delivered from the TX to the RX. Power transfer termination occurs when the RX is removed from the TX, power is removed from the TX, or the RX requests power transfer termination.



9 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

9.1 Application Information

The BQ51013B is a fully integrated wireless power receiver in a single device. The device complies with the WPC v1.2 specifications for a wireless power receiver. When paired with a WPC v1.2 compliant transmitter, it can provide up to 5 W of power. There are several tools available for the design of the system. These tools may be obtained by checking the product page at www.ti.com/product/BQ51013B.

9.2 Typical Applications

9.2.1 BQ51013B Wireless Power Receiver Used as a Power Supply

The following application discussion covers the requirements for setting up the BQ51013B in a Qi-compliant system for use as a power supply.




図 9-1. BQ51013B Used as a Wireless Power Receiver and Power Supply for System Loads

9.2.1.1 Design Requirements

This application is for a system that has varying loads from less than 100 mA up to 1 A. It must work with any Qicertified transmitter. There is no requirement for any external thermal measurements. An LED indication is

Product Folder Links: BQ51013B

Copyright © 2023 Texas Instruments Incorporated

required to indicate an active power supply. Each of the components from the application drawing will be examined.

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Using The BQ51013b as a Wireless Power Supply: (See ☑ 9-1)

☑ 9-6 is the schematic of a system which uses the BQ51013B as a power supply while power multiplexing the wired (adapter) port.

When the system shown in 🗵 9-1 is placed on the charging pad, the receiver coil is inductively coupled to the magnetic flux generated by the coil in the charging pad which consequently induces a voltage in the receiver coil. The internal synchronous rectifier feeds this voltage to the RECT pin which has the filter capacitor C3.

During power up, the LDO is held off until the $V_{RECT-REG}$ threshold 1 converges. The voltage control loop ensures that the output voltage is maintained at $V_{OUT-REG}$ to power the system. The BQ51013B meanwhile continues to monitor the input voltage, and maintains sending error packets to the primary every 250 ms. If a large overshoot occurs, the feedback to the primary speeds up to every 32 ms in order to converge on an operating point in less time.

9.2.1.2.2 Series and Parallel Resonant Capacitor Selection

Shown in \boxtimes 9-1, the capacitors C1 (series) and C2 (parallel) make up the dual resonant circuit with the receiver coil. These two capacitors must be sized correctly per the WPC v1.2 specification. \boxtimes 9-2 illustrates the equivalent circuit of the dual resonant circuit:




図 9-2. Dual Resonant Circuit With the Receiver Coil

The Power Receiver Design Requirements in Volume 1 of the WPC v1.2 specification highlights in detail the sizing requirements. To summarize, the receiver designer will be required to take inductance measurements with a standard test fixture as shown in \boxtimes 9-3:






図 9-3. WPC V1.2 Receiver Coil Test Fixture For the Inductance Measurement Ls' (Copied From System Description Wireless Power Transfer, Volume 1: Low Power, Part 1 Interface Definition, Version 1.1)

The primary shield is to be 50 mm × 50 mm × 1 mm of Ferrite material PC44 from TDK Corp. The gap d₂ is to be 3.4 mm. The receiver coil, as it will be placed in the final system (for example, the back cover and battery must be included if the system calls for this), is to be placed on top of this surface and the inductance is to be measured at 1-V RMS and a frequency of 100 kHz. This measurement is termed Ls'. The same measurement is to be repeated without the test fixture shown in Z 9-3. This measurement is termed Ls or the free-space inductance. Each capacitor can then be calculated using 式 6:

$$C_{1} = \left[\left(f_{S} \times 2\pi \right)^{2} \times L_{S}^{\prime} \right]^{-1}$$

$$C_{2} = \left[\left(f_{D} \times 2\pi \right)^{2} \times L_{S} - \frac{1}{C_{1}} \right]^{-1}$$
(6)

- f_S is 100 kHz +5/-10%.
 f_D is 1 MHz ±10%.

C₁ must be chosen first prior to calculating C₂.

The quality factor must be greater than 77 and can be determined by \pm 7:

$$Q = \frac{2\pi \cdot f_{D} \cdot L_{S}}{R}$$
(7)

where

R is the DC resistance of the receiver coil.

All other constants are defined above.

For this application, the selected coil inductance, Ls, is 11 µH and the Ls' is 16 µH with a DC resistance of 191 mΩ. Using ₹ 6, the C1 resolves to 158.3 nF (with a range of 144 nF to 175 nF). For an optimum solution of 3 capacitors in parallel, the chosen capacitors are 68 nF, 47 nF, and 39 nF for a total of 154 nF, well within the

desired range. Using the same equation (and the chosen value for C_1), C_2 resolves to 2.3 nF. This is easily met with capacitors of 2.2 nF and 100 pF. The C_1 and C_2 capacitors must have a minimum voltage rating of 25 V. Solving for the quality factor (Q in ± 7), gives a value of over 500.

表 9-1 lists the recommended RX coils.

9.2.1.2.3 Recommended RX Coils

表 9-1. Recommended RX Coils

MANUFACTURER	PART NUMBER	DIMENSIONS	Ls	Ls'	OUTPUT CURRENT RANGE	APPLICATION
Dexerials	NSTC4832T7346-16B	32 mm × 48 mm	10.9 µH	15.6 µH ⁽¹⁾	50 mA - 1000 mA	General 5-V Power Supply
Mingstar	312-00015	28 mm × 14 mm	36.3 µH	43.7 µH ⁽¹⁾	50 mA - 1000 mA	General 5-V Power Supply
NuCurrent	NC-01- R37L02O-25250R53	25 mm (round)	10.9 µH	14.1 µH ⁽¹⁾	50 mA - 1000 mA	General 5-V Power Supply
TDK	WR483265-15F5-G	48 mm × 32 mm	13.2 µH	18.8 µH ⁽¹⁾	50 mA - 1000 mA	General 5-V Power Supply
Vishay	IWAS-4832FF-50	48mm × 32 mm	10.9 µH	15.8 µH ⁽²⁾	50 mA - 1000 mA	General 5-V Power Supply

⁽¹⁾ Ls' measurements conducted with a standard battery behind the RX coil assembly. This measurement is subject to change based on different battery sizes, placements, and casing material.

TI recommends that all inductance measurements are repeated in the designers specific system as there are many influence on the final measurements.

9.2.1.2.4 COMM, CLAMP, and BOOT Capacitors

For most applications, the COMM, CLAMP, and BOOT capacitance values will be chosen to match the BQ51013BEVM-764.

The BOOT capacitors are used to allow the internal rectifier FETs to turn on and off properly. These capacitors are from AC1 to BOOT1 and from AC2 to BOOT2 and must have a minimum 25-V rating. A 10-nF capacitor with a 25-V rating is chosen.

The CLAMP capacitors are used to aid in the clamping process to protect against overvoltage. These capacitors are from AC1 to CLAMP1 and from AC2 to CLAMP2 and must have a minimum 25-V rating. A 0.47-μF capacitor with a 25-V rating is chosen.

The COMM capacitors are used to facilitate the communication from the RX to the TX. This selection can vary a bit more than the BOOT and CLAMP capacitors. In general, a 22-nF capacitor is recommended. Based on the results of testing of the communication robustness in the final solution, a change to a 47-nF capacitor may be in order. The larger the capacitor the larger the deviation will be on the coil which sends a stronger signal to the TX. This also decreases the efficiency somewhat. In this case, a 22-nF capacitor with a 25-V rating is chosen.

9.2.1.2.5 Control Pins and CHG

This section discusses the pins that control the functions of the BQ51013B (AD, \overline{AD} _EN, EN1, EN2, and TS/CTRL).

This solution uses wireless power exclusively. The AD pin is tied low to disable wired power interaction. The output pin \overline{AD} EN is left floating.

EN1 and EN2 are tied to the system controller GPIO pins. This allows the system to control the wireless power transfer. Normal operation leaves EN1 and EN2 low or floating (GPIO low or high impedance). EN1 and EN2 have internal pulldown resistors. With both EN1 and EN2 low, wireless power is enabled and power can be transferred whenever the RX is on a suitable TX. The RX system controller can terminate power transfer and send an EPT 0x01 (Charge Complete) by setting EN1=EN2=1. The TX will terminate power when the EPT 0x01 is received. The TX will continue to test for power transfer, but will not engage until the RX requests power. For example, if the TX is the BQ500212A, the TX will send digital pings approximately once per 5 seconds. During each ping, the BQ51013B will resend the EPT 0x01. Between the pings, the BQ500212A goes into low power "Sleep" mode reducing power consumption. When the RX system controller determines it is time to resume power transfer (for example, the battery voltage is below its recharge threshold) the controller simply returns

Product Folder Links: BQ51013B

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

33

⁽²⁾ Battery not present behind the RX coil assembly. Subject to drop in inductance depending on the placement of the battery.

EN1 and EN2 to low (or float) states. The next ping of the BQ500212A will power the BQ51013B which will now communicate that it is time to transfer power. The TX and RX communication resumes and power transfer is reinitiated.

The TS/CTRL pin will be used as a temperature sensor (with the NTC) and maintain the ability to terminate power transfer through the system controller. In this case, the GPIO will be in high impedance for normal NTC (Temperature Sense) control.

The $\overline{\text{CHG}}$ pin is used to indicate power transfer. A 2.1-V forward bias LED is used for D₁ with a current limiting 1.5-k Ω series resistor. The LED and resistor are tied from OUT to PGND and D₁ will light during power transfer.

9.2.1.2.6 Current Limit and FOD

The current limit and foreign object detection functions are related. The current limit is set by $R_1 + R_{FOD}$. R_{FOD} and Ros are determined by FOD calibration. Default values of 20 k Ω for Ros and 196 Ω for R_{FOD} are used. The final values need to be determined based on the FOD calibration. The tool for FOD calibration can be found on the BQ51013B web folder under "Tools & software". Good practice is to set the layout with 2 resistors for Ros and 2 for R_{FOD} to allow for precise values once the calibration is complete.

After setting R_{FOD} , R_1 can be calculated based on the desired current limit. The maximum current for this solution under normal operating conditions (I_{MAX}) is 1 A. Using $\not\equiv$ 2 to calculate the maximum current yields a value of 262 Ω for R_{ILIM} . With R_{FOD} set to 196 Ω the remaining resistance for R_1 is 66 Ω . This also sets the hardware current limit to 1.2 A to allow for temporary current surges without system performance concerns.

9.2.1.2.7 RECT and OUT Capacitance


RECT capacitance is used to smooth the AC to DC conversion and to prevent minor current transients from passing to OUT. For this 1-A I_{MAX} , select two 10- μ F capacitors and one 0.1- μ F capacitor. These should be rated to 16 V.

OUT capacitance is used to reduce any ripple from minor load transients. For this solution, a single 10-µF capacitor and a single 0.1-µF capacitor are used.

9.2.1.3 Application Curves

☑ 9-4 shows wireless power start-up when the RX is placed on the TX. In this case, the BQ500212A is used as the transmitter. When the rectifier voltage stabilizes, the output is enabled and current is passed. In this case, the load is resistive generating 900 mA. The pulses on the RECT pin indicate communication packets being transferred from the RX to the TX.

 \boxtimes 9-5 shows a current transition. The plot shows a 1-A load removed then added again. Note the stability of V_{OUT} .






図 9-5. Load Transitions (1 A to 0 A to 1 A)

9.2.2 Dual Power Path: Wireless Power and DC Input




図 9-6. BQ51013B Used as a Wireless Power Receiver and Power Supply for System Loads With Adapter Power-Path Multiplexing

9.2.2.1 Design Requirements

This solution adds the ability to disable wireless charging with the AD and \overline{AD} _EN pins. A DC supply (USB or AC Adapter with DC output) can also be used to power the subsystem. This can occur during wireless power transfer or without wireless power transfer. The system must allow power transfer without any back-flow or damage to the circuitry.

9.2.2.2 Detailed Design Procedure

The components chosen for the \$\frac{P/gl.V}{2.2.1}\$ system are identical. Adding a blocking FET while using the BQ51013B for control is the only addition to the circuitry. The AD pin will be tied to the DC input as a threshold detector. The \$\overline{AD_EN}\$ pin will be used to enable or disable the blocking FET. The blocking FET must be chosen to handle the appropriate current level and the DC voltage level supplied from the input. In this example, the expectation is that the DC input will be 5 V with a maximum current of 1 A (same configuration as the wireless power supply). The CSD75207W15 is a good fit because it is a P-Channel, \$-20\$-V, \$3.9\$-A FET pair in a 1.5-mm² WCSP.

The following scope plots show behavior under different conditions.

 \boxtimes 9-7 shows the transition from wireless power to wired power when power is added to the AD pin. V_{RECT} drops and there is a short time (I_{OUT} drops to zero) when neither source is providing power. When Q1 is enabled




(through \overline{AD} EN) the output current turns back on. Note the RECT voltage after about 500 ms. This is the TX sending a ping to check to see if power is required. RECT returns to low after the BQ51013B informs the TX it does not need power (without enabling the OUT pin). This timing is based on the TX (BQ500212A used here).

☑ 9-8 shows the transition to wireless power when the AD voltage is removed. Note that after wired power is removed, the next ping from the (BQ500212A) will energize the BQ51013B. Once the rectifier voltage is stable the output will turn on.

☑ 9-9 shows a system placed onto the transmitter with AD already powered. The TX sends a ping which the RX responds to and informs the TX that no power is needed. The ping will continue with the timing based on the TX used.

☑ 9-10 shows the AD added when the RX is not on a TX. This indicates normal start-up without requirement of the TX.

9.2.2.3 Application Curves



9.2.3 Wireless and Direct Charging of a Li-lon Battery at 800 mA




図 9-11. BQ51013B Used as a Wireless Power Supply With Adapter Multiplexing for a Linear Charger

9.2.3.1 Design Requirements

The goal of this design is to charge a 3.7-V Li-lon battery at 800 mA either wirelessly or with a direct USB wired input. This design will use the BQ51013B wireless power supply and the BQ24040 single-cell Li-lon battery charger. A low resistance path has to be created between the output of BQ51013B and the input of BQ24040.

9.2.3.2 Detailed Design Procedure

The basic BQ51013B design is identical to the 202229.2.2. The BQ51013B OUT pin is tied to the output of Q1 and directly to the IN pin of the BQ24040. No other changes to the BQ51013B circuitry are required.

The BQ24040 has a few parameters that need to be programmed for this charger to work properly. Ceramic decoupling capacitors are needed on the IN and OUT pins using the values shown in \boxtimes 9-11. After evaluation during actual system operational conditions, the final values may be adjusted up or down. In high amplitude pulsed load applications, the IN and OUT capacitors will generally require larger values. The next step is setting up the fast charge current and pre-charge and termination current.

Program the Fast Charge Current, ISET: $R_{ISET} = [K_{ISET}/I_{OUT}] = [540 \text{ A}\Omega / 0.8 \text{ A}] = 675 \Omega.$

Program the Termination Current, ITERM: $R_{PRE-TERM} = [K_{TERM}/\%_{OUT-FC}] = 200 \Omega/\% \times 10\% = 2 k\Omega$.

TS Function: To enable the temperature sense function, a $10-k\Omega$ NTC thermistor (103AT) from TS to VSS should be placed in the battery pack. To disable the temperature sense function, use a fixed $10-k\Omega$ resistor between TS and VSS.


☑ 9-12 shows start-up of the wireless system with the BQ24040 charger when TX power is applied after the full RX system has been placed on the charging pad. Channel 1 (yellow) shows the initial power to the TX system. The RECT pin of the BQ51013B is shown on Channel 3 (purple). The output of the BQ24040 is shown on Channel 2 (blue). Battery current can be seen on Channel 4 (green).

☑ 9-13 shows a similar condition but in this case, the battery is not connected initially, so the battery detection routine can be observed. After the battery is connected to the charger, the charge current jumps to 800 mA and the output voltage becomes stable. Both the current out of the BQ51013B (Channel 1, yellow) and the current out of the BQ24040 (Channel 4, green) can be seen.



9.2.3.3 Application Curves

The following plots show the performance of the BQ51013B + charger solution.



10 Power Supply Recommendations

The BQ51013B requires a Qi-compatible transmitter as its power source.

11 Layout

11.1 Layout Guidelines

- · Keep the trace resistance as low as possible on AC1, AC2, and BAT.
- · Detection and resonant capacitors must be as close to the device as possible.
- COMM, CLAMP, and BOOT capacitors must be placed as close to the device as possible.
- Via interconnect on PGND net is critical for appropriate signal integrity and proper thermal performance.
- High frequency bypass capacitors must be placed close to RECT and OUT pins.
- ILIM and FOD resistors are important signal paths and the loops in those paths to PGND must be minimized.

Signal and sensing traces are the most sensitive to noise; the sensing signal amplitudes are usually measured in mV, which is comparable to the noise amplitude. Make sure that these traces are not being interfered by the noisy and power traces. AC1, AC2, BOOT1, BOOT2, COMM1, and COMM2 are the main source of noise in the board. These traces should be shielded from other components in the board. It is usually preferred to have a ground copper area placed underneath these traces to provide additional shielding. Also, make sure they do not interfere with the signal and sensing traces. The PCB should have a ground plane (return) connected directly to the return of all components through vias (two vias per capacitor for power-stage capacitors, one via per capacitor for small-signal components).


Product Folder Links: BQ51013B

For a 1-A fast charge current application, the current rating for each net is as follows:

- AC1 = AC2 = 1.2 A
- OUT = 1 A
- RECT = 100 mA (RMS)
- COMMx = 300 mA
- CLAMPx = 500 mA
- All others can be rated for 10 mA or less



11.2 Layout Example



For the RHL package, the thermal pad should be connected to ground to help dissipate heat.

図 11-1. BQ51013B Layout Schematic

English Data Sheet: SLUSB62



12 Device and Documentation Support

12.1 Device Support

12.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

12.1.2 Development Support

The tool for Foreign Object Detection (FOD) Calibration can be found on the BQ51013B web folder under Tools and software.

12.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「*更新の通知を受け取る」をクリック*して登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

12.3 サポート・リソース

TI E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接 得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

12.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

12.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい ESD 対策をとらないと、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

12.6 用語集

TI 用語集 この用語集には、用語や略語の一覧および定義が記載されています。

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: SLUSB62

www.ti.com 2-May-2023

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
BQ51013BRHLR	ACTIVE	VQFN	RHL	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 125	BQ51013B	Samples
BQ51013BRHLT	ACTIVE	VQFN	RHL	20	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 125	BQ51013B	Samples
BQ51013BYFPR	ACTIVE	DSBGA	YFP	28	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	0 to 125	BQ51013B	Samples
BQ51013BYFPT	ACTIVE	DSBGA	YFP	28	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	0 to 125	BQ51013B	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

PACKAGE OPTION ADDENDUM

www.ti.com 2-May-2023

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF BQ51013B:

• Automotive : BQ51013B-Q1


NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 2-May-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ51013BRHLR	VQFN	RHL	20	3000	330.0	12.4	3.71	4.71	1.1	8.0	12.0	Q1
BQ51013BRHLT	VQFN	RHL	20	250	180.0	12.4	3.71	4.71	1.1	8.0	12.0	Q1
BQ51013BYFPR	DSBGA	YFP	28	3000	180.0	8.4	2.0	3.13	0.6	4.0	8.0	Q1
BQ51013BYFPT	DSBGA	YFP	28	250	180.0	8.4	2.0	3.13	0.6	4.0	8.0	Q1



www.ti.com 2-May-2023




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ51013BRHLR	VQFN	RHL	20	3000	346.0	346.0	33.0
BQ51013BRHLT	VQFN	RHL	20	250	210.0	185.0	35.0
BQ51013BYFPR	DSBGA	YFP	28	3000	182.0	182.0	20.0
BQ51013BYFPT	DSBGA	YFP	28	250	182.0	182.0	20.0

3.5 x 4.5 mm, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to theri locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..



YFP (R-XBGA-N28)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated