

CDx4HC73 CD74HCT73 リセットを備えたネガティブ・エッジ・トリガ型デュアル J-K フリップ・フロップ

1 特長

- クロック入力にヒステリシスを備えることで、ノイズ耐性を向上させ、立ち上がり / 立ち下がり時間が大きい入力にも対応
- 非同期リセット
- 相補出力
- バッファ付き入力
- $f_{MAX} = 60\text{MHz}$ (標準値、 $V_{CC} = 5\text{V}$ 、 $C_L = 15\text{pF}$ 、 $T_A = 25^\circ\text{C}$)
- ファンアウト (全温度範囲にわたって)
 - 標準出力: 10 個の LSTTL 負荷
 - パス・ドライバ出力: 15 個の LSTTL 負荷
- 広い動作温度範囲: $-55^\circ\text{C} \sim 125^\circ\text{C}$
- 平衡な伝搬遅延と遷移時間
- LSTTL ロジック IC に比べて消費電力を大幅削減
- HC タイプ
 - $2\text{V} \sim 6\text{V}$ で動作
 - 優れたノイズ耐性: V_{CC} に対して $N_{IL} = 30\%$ 、 $N_{IH} = 30\%$ ($V_{CC} = 5\text{V}$ 時)
- HCT タイプ
 - $4.5\text{V} \sim 5.5\text{V}$ で動作
 - LSTTL 入力ロジックと直接互換、 $V_{IL} = 0.8\text{V}$ (最大値)、 $V_{IH} = 2\text{V}$ (最小値)
 - CMOS 入力互換、 V_{OL} 、 V_{OH} で $I_L \leq 1\mu\text{A}$


2 概要

'HC73 および CD74HCT73 は、LSTTL 製品に匹敵する動作速度を達成するためにシリコン・ゲート CMOS 技術を採用しています。これらのデバイスは、標準 CMOS IC の低消費電力と、10 個の LSTTL 負荷に耐える駆動能力とを合わせ持っています。

パッケージ情報

部品番号	パッケージ ⁽¹⁾	本体サイズ (公称)
CD74HC73M	SOIC (14)	8.65mm × 3.90mm
CD74HCT73M	SOIC (14)	8.65mm × 3.90mm
CD74HC73E	PDIP (14)	19.31mm × 6.35mm
CD74HCT73E	PDIP (14)	19.31mm × 6.35mm
CD54HC73F	CDIP (14)	19.55mm × 6.71mm

(1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。



機能ブロック図



Table of Contents

1 特長	1	7.2 Functional Block Diagram.....	9
2 概要	1	7.3 Device Functional Modes.....	9
3 Revision History	2	8 Power Supply Recommendations	10
4 Pin Configuration and Functions	3	9 Layout	10
5 Specifications	4	9.1 Layout Guidelines.....	10
5.1 Absolute Maximum Ratings ⁽¹⁾	4	10 Device and Documentation Support	11
5.2 Recommended Operating Conditions.....	4	10.1 Receiving Notification of Documentation Updates..	11
5.3 Thermal Information	4	10.2 サポート・リソース.....	11
5.4 Electrical Specifications.....	5	10.3 Trademarks.....	11
5.5 Prerequisite for Switching Specifications.....	6	10.4 Electrostatic Discharge Caution.....	11
5.6 Switching Specifications	7	10.5 Glossary.....	11
6 Parameter Measurement Information	8	11 Mechanical, Packaging, and Orderable Information	11
7 Detailed Description	9		
7.1 Overview.....	9		


3 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision F (January 2022) to Revision G (October 2022)	Page
• Increased R _{θJA} for packages: D (86 to 138.7); N (80 to 91).....	4

Changes from Revision E (August 2003) to Revision F (January 2022)	Page
• 最新のデータシート規格を反映するように、文書全体の採番、書式設定、表、図、相互参照を更新.....	1

4 Pin Configuration and Functions



J, N, or D package
14-Pin CDIP, PDIP, or SOIC
Top View

5 Specifications

5.1 Absolute Maximum Ratings⁽¹⁾

			MIN	MAX	UNIT
V_{CC}	Supply voltage		-0.5	7	V
I_{IK}	Input diode current	For $V_I < -0.5\text{ V}$ or $V_I > V_{CC} + 0.5\text{ V}$		± 20	mA
I_O	Drain current, per output	For $-0.5\text{ V} < V_O < V_{CC} + 0.5\text{ V}$		± 25	mA
I_{OK}	Output diode current	For $V_O < -0.5\text{ V}$ or $V_O > V_{CC} + 0.5\text{ V}$		± 20	mA
I_O	Output source or sink current per output pin	For $V_O > -0.5\text{ V}$ or $V_O < V_{CC} + 0.5\text{ V}$		± 25	mA
I_{CC}	Continuous current through V_{CC} or GND			± 50	mA
T_J	Junction temperature			± 150	°C
T_{stg}	Storage temperature		-65	150	°C

- (1) Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

5.2 Recommended Operating Conditions

			MIN	MAX	UNIT
V_{CC}	Supply voltage range	HC types	2	6	V
		HCT types	4.5	5.5	
V_I, V_O	Input or output voltage		0	V_{CC}	V
t_t	Input rise and fall time	2 V		1000	ns
		4.5 V		500	
		6 V		400	
T_A	Temperature range		-55	125	°C

5.3 Thermal Information

THERMAL METRIC		D (SOIC)	N (PDIP)	UNIT
		14 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance ⁽¹⁾	138.7	91	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	93.8	78.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	94.7	70.7	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	49.1	58.6	°C/W
Ψ_{JB}	Junction-to-board characterization parameter resistance	94.3	70.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC package thermal metrics](#) application report.

5.4 Electrical Specifications

PARAMETER		TEST CONDITIONS ⁽²⁾	V _{CC} (V)	25°C			–40°C to 85°C		–55°C to 125°C		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
HC TYPES											
V _{IH}	High level input voltage		2	1.5			1.5		1.5		V
			4.5	3.15			3.15		3.15		
			6	4.2			4.2		4.2		
V _{IL}	Low level input voltage		2	0.5			0.5		0.5		V
			4.5	1.35			1.35		1.35		
			6	1.8			1.8		1.8		
V _{OH}	High level output voltage	I _{OH} = – 20 μA	2	1.9			1.9		1.9		V
		I _{OH} = – 20 μA	4.5	4.4			4.4		4.4		
		I _{OH} = – 20 μA	6	5.9			5.9		5.9		
	High level output voltage	I _{OH} = – 4 mA	4.5	3.98			3.84		3.7		
		I _{OH} = – 5.2 mA	6	5.48			5.34		5.2		
V _{OL}	Low level output voltage	I _{OL} = 20 μA	2	0.1			0.1		0.1		V
		I _{OL} = 20 μA	4.5	0.1			0.1		0.1		
		I _{OL} = 20 μA	6	0.1			0.1		0.1		
	Low level output voltage	I _{OL} = 4 mA	4.5	0.26			0.33		0.4		
		I _{OL} = 5.2 mA	6	0.26			0.33		0.4		
I _I	Input leakage current	V _I = V _{CC} or GND	6	±0.1			±1		±1		mA
I _{CC}	Supply current	V _I = V _{CC} or GND	6	4			40		80		mA
HCT TYPES											
V _{IH}	High level input voltage		4.5 to 5.5	2			2		2		V
V _{IL}	Low level input voltage		4.5 to 5.5	0.8			0.8		0.8		V
V _{OH}	High level output voltage	I _{OH} = – 20 μA	4.5	4.4			4.4		4.4		V
	High level output voltage	I _{OH} = – 4 mA	4.5	3.98			3.84		3.7		
V _{OL}	Low level output voltage	I _{OL} = 20 μA	4.5	0.1			0.1		0.1		V
	Low level output voltage	I _{OL} = 4 mA	4.5	0.26			0.33		0.4		
I _I	Input leakage current	V _I = V _{CC} and GND	5.5	±0.1			±1		±1		μA
I _{CC}	Supply current	V _I = V _{CC} and GND	5.5	4			40		80		μA
ΔI _{CC} ⁽¹⁾	Additional supply current per input pin	All inputs held at V _{CC} – 2.1	4.5 to 5.5	100 108			135		147		μA

(1) For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

(2) V_I = V_{IH} or V_{IL}.

5.5 Prerequisite for Switching Specifications

PARAMETER		TEST CONDITIONS	V _{CC} (V)	25°C			–40°C to 85°C		–55°C to 125°C		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
HC TYPES											
t _w	$\overline{CP}$ pulse width	–C _L = 50 pF	2	80			100		120		ns
			4.5	16			20		24		
			6	14			17		20		
t _w	$\overline{R}$ pulse width	–C _L = 50 pF	2	80			100		120		ns
			4.5	16			20		24		
			6	14			17		20		
t _{su}	Setup time, J, K to $\overline{CP}$	C _L = 50 pF	2	80			100		120		ns
			4.5	16			20		24		
			6	14			17		20		
t _H	Hold time, J, K to $\overline{CP}$	C _L = 50 pF	2	3			3		3		ns
			4.5	3			3		3		
			6	3			3		3		
t _{rem}	Removal time	–C _L = 50 pF	2	80			100		120		ns
			4.5	16			20		24		
			6	14			17		20		
f _{max}	$\overline{CP}$ frequency	C _L = 50 pF	2	6			5		4		MHz
			4.5	30			25		20		
		C _L = 15 pF	5	60							
		C _L = 50 pF	6	35			29		23		
HCT TYPES											
t _w	$\overline{CP}$ pulse width	C _L = 50 pF	4.5	16			20		24		ns
t _w	$\overline{R}$ pulse width	C _L = 50 pF	4.5	18			23		27		ns
t _{su}	Setup time, J, K to $\overline{CP}$	C _L = 50 pF	4.5	16			20		24		ns
t _H	Hold time, J, K to $\overline{CP}$	C _L = 50 pF	4.5	3			3		3		ns
t _{rem}	Removal time	C _L = 50 pF	4.5	12			15		18		ns
f _{max}	$\overline{CP}$ frequency	C _L = 50 pF	4.5	30			25		20		MHz
		C _L = 15 pF	5	60							

5.6 Switching Specifications

Input, t_r , t_f = 6 ns

PARAMETER		TEST CONDITIONS	V _{CC} (V)	25°C			–40°C to 85°C		–55°C to 125°C		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
HC TYPES											
t _{PLH} , t _{PHL}	Propagation delay, CP to Q	C _L = 50 pF	2	160			200		240		ns
			4.5	32			40		48		
		C _L = 15 pF	5	13							
		C _L = 50 pF	6	28			34		41		
t _{PLH} , t _{PHL}	Propagation delay, CP to Q̄	C _L = 50 pF	2	160			200		240		ns
			4.5	32			40		48		
		C _L = 15 pF	5	13							
		C _L = 50 pF	6	28			34		41		
t _{PLH} , t _{PHL}	Propagation delay, R̄ to Q, Q̄	C _L = 50 pF	2	145			180		220		ns
			4.5	29			36		44		
		C _L = 15 pF	5	12							
		C _L = 50 pF	6	25			31		38		
t _{TLH} , t _{THL}	Output transition time	C _L = 50 pF	2	75			95		18	110	ns
			4.5	15			19		22		
			6	13			16		19		
C _I	Input capacitance			10			10		10		pF
C _{PD}	Power dissipation capacitance ^{(1) (2)}		5	28							pF
HCT TYPES											
t _{PLH} , t _{PHL}	Propagation delay, CP to Q	C _L = 50 pF	4.5	38			48		57		ns
t _{PLH} , t _{PHL}	Propagation delay, CP to Q̄	C _L = 50 pF	4.5	36			45		54		ns
t _{PLH} , t _{PHL}	Propagation delay, R̄ to Q, Q̄	C _L = 50 pF	4.5	34			43		51		ns
t _{TLH} , t _{THL}	Output transition time	C _L = 50 pF	4.5	15			19		22		ns
C _I	Input capacitance			10			10		10		pF
C _{PD}	Power dissipation capacitance ^{(1) (2)}		5	28							pF

(1) C_{PD} is used to determine the dynamic power consumption, per flip-flop.


(2) $P_D = C_{PD} V_{CC}^2 f_i + \sum C_L V_{CC}^2 f_o$ where f_i = input frequency, f_o = output frequency, C_L = output load capacitance, V_{CC} = supply voltage.

6 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1 \text{ MHz}$, $Z_O = 50 \Omega$, $t_t < 2.5 \text{ ns}$.


For clock inputs, $f_{\max}$ is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.




(1) C_L includes probe and test-fixture capacitance.

FIG 6-1. Load Circuit for Push-Pull Outputs




(1) The greater between t_{PLH} and t_{PHL} is the same as t_{pd} .

FIG 6-2. Voltage Waveforms, Propagation Delays for Standard CMOS Inputs



(1) The greater between t_r and t_f is the same as t_t .

FIG 6-3. Voltage Waveforms, Input and Output Transition Times for Standard CMOS Inputs



(1) The greater between t_{PLH} and t_{PHL} is the same as t_{pd} .

FIG 6-4. Voltage Waveforms, Propagation Delays for TTL-Compatible Inputs

7 Detailed Description


7.1 Overview

The 'HC73 and CD74HCT73 utilize silicon gate CMOS technology to achieve operating speeds equivalent to LSTTL parts. They exhibit the low power consumption of standard CMOS integrated circuits, together with the ability to drive 10 LSTTL loads

These flip-flops have independent J, K, Reset and Clock inputs and Q and $\bar{Q}$ outputs. They change state on the negative-going transition of the clock pulse. Reset is accomplished asynchronously by a low level input. This device is functionally identical to the HC/HCT107 but differs in terminal assignment and in some parametric limits.

The HCT logic family is functionally as well as pin compatible with the standard LS logic family

7.2 Functional Block Diagram



7.3 Device Functional Modes

表 7-1. Truth Table⁽¹⁾

INPUTS				OUTPUTS	
R	CP	J	K	Q	$\bar{Q}$
L	X	X	X	L	H
H	↓	L	L	No change	
H	↓	H	L	H	L
H	↓	L	H	L	H
H	↓	H	H	Toggle	
H	H	X	X	No change	

(1) H = high level (steady state), L = low level (steady state), X = irrelevant, ↓ = high-to-low transition

8 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- μ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

9 Layout

9.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.

10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.2 サポート・リソース

[TI E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

10.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.5 Glossary

[TI Glossary](#)

This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
5962-8515301CA	NRND	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8515301CA CD54HC73F3A
CD54HC73F	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HC73F
CD54HC73F.A	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HC73F
CD54HC73F3A	NRND	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8515301CA CD54HC73F3A
CD54HC73F3A.A	NRND	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8515301CA CD54HC73F3A
CD74HC73E	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC73E
CD74HC73E.A	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC73E
CD74HC73M	Obsolete	Production	SOIC (D) 14	-	-	Call TI	Call TI	-55 to 125	HC73M
CD74HC73M96	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	HC73M
CD74HC73M96.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC73M
CD74HC73MT	Obsolete	Production	SOIC (D) 14	-	-	Call TI	Call TI	-55 to 125	HC73M
CD74HCT73E	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT73E
CD74HCT73E.A	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT73E
CD74HCT73M	Obsolete	Production	SOIC (D) 14	-	-	Call TI	Call TI	-55 to 125	HCT73M
CD74HCT73M96	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT73M
CD74HCT73M96.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HCT73M

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


OTHER QUALIFIED VERSIONS OF CD54HC73, CD74HC73 :

- Catalog : [CD74HC73](#)
- Military : [CD54HC73](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Military - QML certified for Military and Defense Applications


TAPE AND REEL INFORMATION



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC73M96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD74HCT73M96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC73M96	SOIC	D	14	2500	353.0	353.0	32.0
CD74HCT73M96	SOIC	D	14	2500	353.0	353.0	32.0


TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
CD74HC73E	N	PDIP	14	25	506	13.97	11230	4.32
CD74HC73E.A	N	PDIP	14	25	506	13.97	11230	4.32
CD74HCT73E	N	PDIP	14	25	506	13.97	11230	4.32
CD74HCT73E	N	PDIP	14	25	506	13.97	11230	4.32
CD74HCT73E.A	N	PDIP	14	25	506	13.97	11230	4.32
CD74HCT73E.A	N	PDIP	14	25	506	13.97	11230	4.32

D0014A**PACKAGE OUTLINE****SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



4220718/A 09/2016

NOTES:


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
5. Reference JEDEC registration MS-012, variation AB.

EXAMPLE BOARD LAYOUT



D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
SCALE:8X



SOLDER MASK DETAILS

4220718/A 09/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:8X

4220718/A 09/2016

NOTES: (continued)


8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

J 14

GENERIC PACKAGE VIEW

CDIP - 5.08 mm max height


CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4040083-5/G


J0014A



PACKAGE OUTLINE

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



4214771/A 05/2017

NOTES:


1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This package is hermetically sealed with a ceramic lid using glass frit.
4. Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
5. Falls within MIL-STD-1835 and GDIP1-T14.

EXAMPLE BOARD LAYOUT



J0014A

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



LAND PATTERN EXAMPLE
NON-SOLDER MASK DEFINED
SCALE: 5X




4214771/A 05/2017


N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



PINS **	14	16	18	20
DIM				
A MAX	0.775 (19,69)	0.775 (19,69)	0.920 (23,37)	1.060 (26,92)
A MIN	0.745 (18,92)	0.745 (18,92)	0.850 (21,59)	0.940 (23,88)
MS-001 VARIATION	AA	BB	AC	AD



14/18 Pin Only
20 Pin vendor option

4040049/E 12/2002

- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
 - The 20 pin end lead shoulder width is a vendor option, either half or full width.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日：2025 年 10 月