

DAC8551 16ビット、超低グリッチ、電圧出力デジタル/アナログ・コンバータ

1 特長

- 相対精度: 8LSB
- グリッチ・エネルギー: 0.1nV-s
- マイクロパワー動作: 2.7Vにおいて140μA
- パワーオン・リセット時出力0V
- 電源: 2.7V~5.5V
- 16ビット単調
- セトリング・タイム: $\pm 0.003\%$ FSRまで10μs
- 低消費電力のシリアル・インターフェイスとシュミット・トリガ入力
- レール・ツー・レール動作のオンチップ出力バッファ・アンプ
- パワーダウン機能
- バイナリ入力
- SYNC割り込み機能
- DAC85x1およびDAC8550 (2の補数入力)とのドロップイン互換

2 アプリケーション

- プロセス制御
- データ収集システム
- 閉ループ・サーボ制御
- PC周辺機器
- 携帯機器
- プログラミング可能な減衰

3 概要

DAC8551は、小型で低消費電力の16ビット電圧出力デジタル/アナログ・コンバータ(DAC)であり、単調で優れた直線性を持ち、不要なコード間過渡電圧が最小限に抑えられています。DAC8551に搭載されている多用途の3線式シリアル・インターフェイスは30MHzまでのクロック速度で動作し、標準のSPI™、QSPI™、Microwire™、デジタル信号プロセッサ(DSP)インターフェイスと互換性があります。

DAC8551の出力範囲を設定するには、外部基準電圧が必要です。DAC8551は、パワーオン・リセット回路により、電源投入時にDAC出力を0Vにリセットし、以後デバイスに対し有効な書き込みが行われるまでそのまま保持します。DAC8551は、シリアル・インターフェイスによってアクセスされるパワーダウン機能を持ち、デバイスの消費電流を5Vで200nAにまで低減できます。

このデバイスは通常動作時に低消費電力であるため、携帯用のバッテリー駆動機器に理想的です。2.7V時の消費電力は0.38mWで、パワーダウン・モードでは1μW未満に低減します。


さらに柔軟性が必要な場合は、DAC8551の2の補数入力版であるDAC8550 (SLAS476)を参照してください。

製品情報⁽¹⁾

| 型番 | パッケージ | 本体サイズ(公称) |
|---------|-----------|---------------|
| DAC8551 | VSSOP (8) | 3.00mm×3.00mm |

(1) 提供されているすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。

機能ブロック図



Copyright © 2016, Texas Instruments Incorporated



目次

| | | | | | |
|----------|----------------------------------------------|-----------|------------|---------------------------------------------|-----------|
| 1 | 特長 | 1 | 7.5 | Programming | 18 |
| 2 | アプリケーション | 1 | 8 | Application and Implementation | 20 |
| 3 | 概要 | 1 | 8.1 | Application Information | 20 |
| 4 | 改訂履歴 | 2 | 8.2 | Typical Application | 21 |
| 5 | Pin Configuration and Functions | 3 | 8.3 | System Examples | 23 |
| 6 | Specifications | 4 | 9 | Power Supply Recommendations | 24 |
| 6.1 | Absolute Maximum Ratings | 4 | 10 | Layout | 24 |
| 6.2 | ESD Ratings | 4 | 10.1 | Layout Guidelines | 24 |
| 6.3 | Recommended Operating Conditions | 4 | 10.2 | Layout Example | 24 |
| 6.4 | Thermal Information | 4 | 11 | デバイスおよびドキュメントのサポート | 25 |
| 6.5 | Electrical Characteristics | 5 | 11.1 | ドキュメントのサポート | 25 |
| 6.6 | Timing Characteristics | 7 | 11.2 | ドキュメントの更新通知を受け取る方法 | 25 |
| 6.7 | Typical Characteristics | 8 | 11.3 | コミュニティ・リソース | 25 |
| 7 | Detailed Description | 16 | 11.4 | 商標 | 25 |
| 7.1 | Overview | 16 | 11.5 | 静電気放電に関する注意事項 | 25 |
| 7.2 | Functional Block Diagram | 16 | 11.6 | Glossary | 25 |
| 7.3 | Feature Description | 16 | 12 | メカニカル、パッケージ、および注文情報 | 25 |
| 7.4 | Device Functional Modes | 18 | | | |

4 改訂履歴


資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

| Revision D (February 2017) から Revision E に変更 | Page |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|
| • Changed the V_{IL} Test Conditions From: $V_{DD} = 5\text{ V}$ To: $3\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ and From: $V_{DD} = 3\text{ V}$ To: $2.7\text{ V} \leq V_{DD} < 3\text{ V}$ in the <i>Electrical Characteristics</i> | 6 |
| • Changed the V_{IH} Test Conditions From: $V_{DD} = 5\text{ V}$ To: $3\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ and From: $V_{DD} = 3\text{ V}$ To: $2.7\text{ V} \leq V_{DD} < 3\text{ V}$ in the <i>Electrical Characteristics</i> | 6 |

| Revision C (March 2016) から Revision D に変更 | Page |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|
| • Relative accuracy DAC8551, Deleted the TYP value of ± 3 , Changed the MAX value From: ± 8 To: ± 12 in the <i>Electrical Characteristics</i> | 5 |
| • Relative accuracy DAC8551A, Deleted the TYP value of ± 3 , Changed the MAX value From: ± 8 To: ± 16 in the <i>Electrical Characteristics</i> | 5 |
| • Changed Differential nonlinearity Test Conditions From: 16-bit monotonic To: three separate entries in the <i>Electrical Characteristics</i> | 5 |
| • Changed Input LOW voltage 5 V MAX value From: 0.8 To: $0.3 \times V_{DD}$ in the <i>Electrical Characteristics</i> | 6 |
| • Changed Input LOW voltage 3 V MAX value From: 0.6 To: $0.1 \times V_{DD}$ in the <i>Electrical Characteristics</i> | 6 |
| • Changed Input HIGH voltage 5 V MIN value From: 2.4 To: $0.7 \times V_{DD}$ in the <i>Electrical Characteristics</i> | 6 |
| • Changed Input HIGH voltage 3 V MIN value From: 2.1 To: $0.9 \times V_{DD}$ in the <i>Electrical Characteristics</i> | 6 |

| Revision B (October 2006) から Revision C に変更 | Page |
|----------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|
| • 「パッケージ/注文情報」表を削除 | 1 |
| • 「ESD定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクション 追加 | 1 |

5 Pin Configuration and Functions



Pin Functions

| PIN | | TYPE | DESCRIPTION |
|--------------------------|-----|------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NAME | NO. | | |
| D _{IN} | 7 | I | Serial data input. Data is clocked into the 24-bit input shift register on each falling edge of the serial clock input. Schmitt-Trigger logic input. |
| GND | 8 | GND | Ground reference point for all circuitry on the part |
| SCLK | 6 | I | Serial clock input. Data can be transferred at rates up to 30-MHz Schmitt-Trigger logic input. |
| $\overline{\text{SYNC}}$ | 5 | I | Level-triggered control input (active LOW). This is the frame synchronization signal for the input data. When $\overline{\text{SYNC}}$ goes LOW, it enables the input shift register and data is transferred in on the falling edges of the following clocks. The DAC is updated following the 24th clock (unless $\overline{\text{SYNC}}$ is taken HIGH before this edge, in which case the rising edge of $\overline{\text{SYNC}}$ acts as an interrupt and the write sequence is ignored by the DAC8551). Schmitt-Trigger logic input. |
| V _{DD} | 1 | PWR | Power supply input, 2.7 V to 5.5 V |
| V _{FB} | 3 | I | Feedback connection for the output amplifier. For voltage output operation, tie to V _{OUT} externally. |
| V _{OUT} | 4 | O | Analog output voltage from DAC. The output amplifier has rail-to-rail operation. |
| V _{REF} | 2 | I | Reference voltage input |

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

| | | MIN | MAX | UNIT |
|--------------------------------|-----|------|----------------|------|
| Input voltage | GND | –0.3 | 6 | V |
| Digital input voltage | GND | –0.3 | $V_{DD} + 0.3$ | V |
| Output voltage | GND | –0.3 | $V_{DD} + 0.3$ | V |
| Operating temperature | | –40 | 105°C | °C |
| Junction temperature, T_J | | | 150°C | °C |
| Storage temperature, T_{stg} | | –65 | 150 | °C |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

| | | VALUE | UNIT |
|-------------------------------------|--------------------------------------------------------------------------------|-------|------|
| $V_{(ESD)}$ Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | ±2000 | V |
| | Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾ | ±500 | |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | MIN | NOM | MAX | UNIT |
|------------------------------------------------------------------|-----|-----------|----------|------|
| Supply voltage (V_{DD} to GND) | 2.7 | | 5.5 | V |
| Digital input voltage (D_{IN} , SCLK, and \overline{SYNC}) | 0 | | V_{DD} | V |
| V_{REF} Reference input voltage | 0 | | V_{DD} | V |
| V_{FB} Output amplifier feedback input | | V_{OUT} | | V |
| T_A Operating ambient temperature | –40 | | 105 | °C |

6.4 Thermal Information

| THERMAL METRIC ⁽¹⁾ | | DAC8551 | UNIT |
|-------------------------------|----------------------------------------------|-------------|------|
| | | DGK (VSSOP) | |
| | | 8 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 206 | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 44 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 94.2 | °C/W |
| Ψ_{JT} | Junction-to-top characterization parameter | 10.2 | °C/W |
| Ψ_{JB} | Junction-to-board characterization parameter | 92.7 | °C/W |

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

 $V_{DD} = 2.7\text{ V to }5.5\text{ V}$ and $-40^{\circ}\text{C to }105^{\circ}\text{C}$ (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | | MIN | TYP | MAX | UNIT |
|---------------------------------------|--------------------------------|---------------------------------------------------------------------------------------------------------------------------------|----------|--------|-----|------------------|---------------|
| STATIC PERFORMANCE ⁽¹⁾ | | | | | | | |
| Resolution | | | | 16 | | | Bits |
| Relative accuracy | | Measured by line passing through codes 485 and 64741 at V _{REF} = 5 V, codes 970 and 63947 at V _{REF} = 2.5 V | DAC8551 | | | ±12 | LSB |
| | | | DAC8551A | | | ±16 | LSB |
| Differential nonlinearity | | 2.5 V ≤ V _{REF} ≤ 5.5 V, 0°C ≤ T _A ≤ 105°C | | | | ±1 | LSB |
| | | 4.2 V < V _{REF} ≤ 5.5 V, -40°C ≤ T _A ≤ 105°C | | | | ±1 | LSB |
| | | 2.5 V ≤ V _{REF} ≤ 4.2 V, -40°C ≤ T _A ≤ 0°C | | | | ±2 | LSB |
| Zero-code error | | Measured by line passing through codes 485 and 64741 | | ±2 | | ±12 | mV |
| Full-scale error | | | | ±0.05% | | ±0.5% | FSR |
| Gain error | | Measured by line passing through codes 485 and 64741 | DAC8551 | ±0.02% | | ±0.15% | FSR |
| | | | DAC8551A | ±0.02% | | ±0.2% | FSR |
| Zero-code error drift | | | | ±5 | | | μV/°C |
| Gain temperature coefficient | | | | ±1 | | | ppm of FSR/°C |
| PSRR | Power-supply rejection ratio | R _L = 2 kΩ, C _L = 200 pF | | 0.75 | | | mV/V |
| OUTPUT CHARACTERISTICS ⁽²⁾ | | | | | | | |
| Output voltage range | | | | 0 | | V _{REF} | V |
| Output voltage settling time | | To ±0.003% FSR, 0200h to FD00h, R _L = 2 kΩ, 0 pF < C _L < 200 pF | | 8 | | 10 | μs |
| | | R _L = 2 kΩ, C _L = 50 pF | | 12 | | | μs |
| Slew rate | | | | 1.8 | | | V/μs |
| Capacitive load stability | | R _L = ∞ | | 470 | | | pF |
| | | R _L = 2 kΩ | | 1000 | | | pF |
| Code change glitch impulse | | 1 LSB change around major carry | | 0.1 | | | nV-s |
| Digital feedthrough | | 50 kΩ series resistance on digital lines | | 0.1 | | | |
| DC output impedance | | At mid-code input | | 1 | | | Ω |
| Short-circuit current | | V _{DD} = 5 V | | 50 | | | mA |
| | | V _{DD} = 3 V | | 20 | | | |
| Power-up time | | Coming out of power-down mode, V _{DD} = 5 V | | 2.5 | | | μs |
| | | Coming out of power-down mode, V _{DD} = 3 V | | 5 | | | |
| AC PERFORMANCE | | | | | | | |
| SNR | Signal-to-noise ratio | BW = 20 kHz, V _{DD} = 5 V, f _{OUT} = 1 kHz, 1st 19 harmonics removed for SNR calculation | | 95 | | | dB |
| THD | Total harmonic distortion | BW = 20 kHz, V _{DD} = 5 V, f _{OUT} = 1 kHz, 1st 19 harmonics removed for SNR calculation | | -85 | | | dB |
| SFDR | Spurious-free dynamic range | BW = 20 kHz, V _{DD} = 5 V, f _{OUT} = 1 kHz, 1st 19 harmonics removed for SNR calculation | | 87 | | | dB |
| SINAD | Signal to noise and distortion | BW = 20 kHz, V _{DD} = 5 V, f _{OUT} = 1 kHz, 1st 19 harmonics removed for SNR calculation | | 84 | | | dB |
| REFERENCE INPUT | | | | | | | |
| Reference current | | V _{REF} = V _{DD} = 5 V | | 40 | | 75 | μA |
| | | V _{REF} = V _{DD} = 3.6 V | | 30 | | 45 | μA |
| Reference input range | | | | 0 | | V _{DD} | V |
| Reference input impedance | | | | 125 | | | kΩ |

(1) Linearity calculated using a reduced codes range of 485 and 64741 at $V_{REF} = 5\text{ V}$, codes 970 and 63947 at $V_{REF} = 2.5\text{ V}$; output unloaded, 100mV headroom between reference and supply

(2) Specified by design and characterization; not production tested.

DAC8551

JAJ5193E – APRIL 2005 – REVISED JUNE 2017

www.ti.com
Electrical Characteristics (continued)
 $V_{DD} = 2.7\text{ V to }5.5\text{ V}$ and $-40^{\circ}\text{C to }105^{\circ}\text{C}$ (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | | MIN | TYP | MAX | UNIT |
|-----------------------------------|--------------------|-----------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------|-----------------------|-----|-----|--------|
| LOGIC INPUTS ⁽²⁾ | | | | | | | |
| Input current | | | | ±1 | | | μA |
| V _{IL} | Input LOW voltage | 3 V ≤ V _{DD} ≤ 5.5 V | | 0.3 X V _{DD} | | | V |
| | | 2.7 V ≤ V _{DD} < 3 V | | 0.1 X V _{DD} | | | |
| V _{IH} | Input HIGH voltage | 3 V ≤ V _{DD} ≤ 5.5 V | | 0.7 X V _{DD} | | | V |
| | | 2.7 V ≤ V _{DD} < 3 V | | 0.9 X V _{DD} | | | |
| Pin capacitance | | | | 3 | | | pF |
| POWER REQUIREMENTS | | | | | | | |
| V _{DD} | Supply voltage | | | 2.7 | | 5.5 | V |
| I _{DD} | Supply current | Normal mode, input code = 32768, no load, does not include reference current | V _{DD} = 3.6 V to 5.5 V, V _{IH} = V _{DD} and V _{IL} = GND | 160 | | 250 | μA |
| | | | V _{DD} = 2.7 V to 3.6 V, V _{IH} = V _{DD} and V _{IL} = GND | 140 | | 240 | |
| | | All power-down modes, V _{IH} = V _{DD} and V _{IL} = GND | V _{DD} = 3.6 V to 5.5 V | 0.2 | | 2 | μA |
| | | | V _{DD} = 2.7 V to 3.6 V | 0.05 | | 2 | |
| I _{OUT} /I _{DD} | Power efficiency | I _{LOAD} = 2 mA, V _{DD} = 5 V | | 89% | | | |
| Specified performance temperature | | | | −40 | | | 105 °C |

6.6 Timing Characteristics

$V_{DD} = 2.7\text{ V to }5.5\text{ V}$, all specifications $-40^{\circ}\text{C to }105^{\circ}\text{C}$ (unless otherwise noted)⁽¹⁾⁽²⁾

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------------------------------------------------------------|-----------------------------------------|------|-----|-----|------|
| $t_1^{(3)}$ SCLK cycle time | $V_{DD} = 2.7\text{ V to }3.6\text{ V}$ | 50 | | | ns |
| | $V_{DD} = 3.6\text{ V to }5.5\text{ V}$ | 33 | | | |
| t_2 SCLK HIGH time | $V_{DD} = 2.7\text{ V to }3.6\text{ V}$ | 13 | | | ns |
| | $V_{DD} = 3.6\text{ V to }5.5\text{ V}$ | 13 | | | |
| t_3 SCLK LOW time | $V_{DD} = 2.7\text{ V to }3.6\text{ V}$ | 22.5 | | | ns |
| | $V_{DD} = 3.6\text{ V to }5.5\text{ V}$ | 13 | | | |
| t_4 $\overline{\text{SYNC}}$ to SCLK rising edge setup time | $V_{DD} = 2.7\text{ V to }3.6\text{ V}$ | 0 | | | ns |
| | $V_{DD} = 3.6\text{ V to }5.5\text{ V}$ | 0 | | | |
| t_5 Data setup time | $V_{DD} = 2.7\text{ V to }3.6\text{ V}$ | 5 | | | ns |
| | $V_{DD} = 3.6\text{ V to }5.5\text{ V}$ | 5 | | | |
| t_6 Data hold time | $V_{DD} = 2.7\text{ V to }3.6\text{ V}$ | 4.5 | | | ns |
| | $V_{DD} = 3.6\text{ V to }5.5\text{ V}$ | 4.5 | | | |
| t_7 24th SCLK falling edge to $\overline{\text{SYNC}}$ rising edge | $V_{DD} = 2.7\text{ V to }3.6\text{ V}$ | 0 | | | ns |
| | $V_{DD} = 3.6\text{ V to }5.5\text{ V}$ | 0 | | | |
| t_8 Minimum $\overline{\text{SYNC}}$ HIGH time | $V_{DD} = 2.7\text{ V to }3.6\text{ V}$ | 50 | | | ns |
| | $V_{DD} = 3.6\text{ V to }5.5\text{ V}$ | 33 | | | |
| t_9 24th SCLK falling edge to $\overline{\text{SYNC}}$ falling edge | $V_{DD} = 2.7\text{ V to }5.5\text{ V}$ | 100 | | | ns |

(1) All input signals are specified with $t_R = t_F = 5\text{ ns}$ (10% to 90% of V_{DD}) and timed from a voltage level of $(V_{IL} + V_{IH}) / 2$.

(2) See Figure 1.

(3) Maximum SCLK frequency is 30 MHz at $V_{DD} = 3.6\text{ V to }5.5\text{ V}$ and 20 MHz at $V_{DD} = 2.7\text{ V to }3.6\text{ V}$.




Figure 1. Serial Write Operation

6.7 Typical Characteristics

6.7.1 $V_{DD} = 5\text{ V}$

At $T_A = 25^\circ\text{C}$ (unless otherwise noted)




Figure 2. Linearity Error and Differential Linearity Error vs Digital Input Code (-40°C)




Figure 3. Linearity Error and Differential Linearity Error vs Digital Input Code




Figure 4. Linearity Error and Differential Linearity Error vs Digital Input Code (105°C)




Figure 5. Zero-Scale Error vs Temperature




Figure 6. Full-Scale Error vs Temperature




Figure 7. Source and Sink Current Capability

$V_{DD} = 5\text{ V}$ (continued)

At $T_A = 25^\circ\text{C}$ (unless otherwise noted)




Figure 8. Supply Current vs Digital Input Code




Figure 9. Power-Supply Current vs Temperature




Figure 10. Supply Current vs Supply Voltage




Figure 11. Power-Down Current vs Supply Voltage




Figure 12. Supply Current vs Logic Input Voltage




Figure 13. Full-Scale Settling Time, 5-V Rising Edge

DAC8551

JAJS193E – APRIL 2005 – REVISED JUNE 2017

www.ti.com

$V_{DD} = 5\text{ V}$ (continued)

At $T_A = 25^\circ\text{C}$ (unless otherwise noted)




Figure 14. Full-Scale Settling Time, 5-V Falling Edge




Figure 15. Half-Scale Settling Time, 5-V Rising Edge




Figure 16. Half-Scale Settling Time, 5-V Falling Edge




Figure 17. Glitch Energy: 5-V, 1-LSB Step, Rising Edge




Figure 18. Glitch Energy: 5-V, 1-LSB Step, Falling Edge




Figure 19. Glitch Energy: 5-V, 16-LSB Step, Rising Edge

V_{DD} = 5 V (continued)

At T_A = 25°C (unless otherwise noted)




Figure 20. Glitch Energy: 5-V, 16-LSB Step, Falling Edge




Figure 21. Glitch Energy: 5-V, 256-LSB Step, Rising Edge




Figure 22. Glitch Energy: 5-V, 256-LSB Step, Falling Edge




Figure 23. Total Harmonic Distortion vs Output Frequency




Figure 24. Signal-to-Noise Ratio vs Output Frequency




Figure 25. Power Spectral Density

DAC8551

JAJS193E – APRIL 2005 – REVISED JUNE 2017

www.ti.com

$V_{DD} = 5\text{ V}$ (continued)

At $T_A = 25^\circ\text{C}$ (unless otherwise noted)




Figure 26. Output Noise Density

6.7.2 $V_{DD} = 2.7\text{ V}$

At $T_A = 25^\circ\text{C}$ (unless otherwise noted)




Figure 27. Linearity Error and Differential Linearity Error vs Digital Input Code (-40°C)




Figure 28. Linearity Error and differential Linearity Error vs Digital Input Code




Figure 29. Linearity Error and Differential Linearity Error vs Digital Input Code (105°C)










Figure 30. Zero-Scale Error vs Temperature

$V_{DD} = 2.7\text{ V}$ (continued)

At $T_A = 25^\circ\text{C}$ (unless otherwise noted)



DAC8551

JAJS193E – APRIL 2005 – REVISED JUNE 2017

www.ti.com

$V_{DD} = 2.7\text{ V}$ (continued)

At $T_A = 25^\circ\text{C}$ (unless otherwise noted)




Figure 37. Full-Scale Settling Time: 2.7-V Falling Edge




Figure 38. Half-Scale Settling Time: 2.7-V Rising Edge




Figure 39. Half-Scale Settling Time: 2.7-V Falling Edge




Figure 40. Glitch Energy: 2.7-V, 1-LSB Step, Rising Edge




Figure 41. Glitch Energy: 2.7-V, 1-LSB Step, Falling Edge




Figure 42. Glitch Energy: 2.7-V, 16-LSB Step, Rising Edge

V_{DD} = 2.7 V (continued)

At T_A = 25°C (unless otherwise noted)




Figure 43. Glitch Energy: 2.7-V, 16-LSB Step, Falling Edge




Figure 44. Glitch Energy: 2.7-V, 256-LSB Step, Rising Edge





Figure 45. Glitch Energy: 2.7-V, 256-LSB Step, Falling Edge

7 Detailed Description

7.1 Overview

The DAC8551 is a small, low-power, voltage output, single-channel, 16-bit, DAC. The device is monotonic by design, provides excellent linearity, and minimizes undesired code-to-code transient voltages. The DAC8551 uses a versatile, three-wire serial interface that operates at clock rates of up to 30 MHz and is compatible with standard SPI, QSPI, Microwire, and digital signal processor (DSP) interfaces.

7.2 Functional Block Diagram




Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 DAC Section

The DAC8551 architecture consists of a string DAC followed by an output buffer amplifier. Figure 46 shows a block diagram of the DAC architecture.



Copyright © 2016, Texas Instruments Incorporated

Figure 46. DAC8551 Architecture

The input coding to the DAC8551 is straight binary, so the ideal output voltage is given by:

$$V_O = \frac{D_{IN}}{65536} \times V_{REF}$$

where

- D_{IN} = decimal equivalent of the binary code that is loaded to the DAC register; it can range from 0 to 65535 (1)

Feature Description (continued)

7.3.1.1 Resistor String

The resistor string section is shown in Figure 47. It is simply a string of resistors, each of value R . The code loaded into the DAC register determines at which node on the string the voltage is tapped off to be fed into the output amplifier by closing one of the switches connecting the string to the amplifier. Monotonicity is ensured because of the string resistor architecture.

7.3.1.2 Output Amplifier

The output buffer amplifier is capable of generating rail-to-rail voltages on its output, giving an output range of 0 V to V_{DD} . It is capable of driving a load of 2 k Ω in parallel with 1000 pF to GND. The source and sink capabilities of the output amplifier can be seen in the *Typical Characteristics* section $V_{DD} = 5$ V. The slew rate is 1.8 V/ μ s with a full-scale setting time of 8 μ s with the output unloaded.

The inverting input of the output amplifier is brought out to the V_{FB} pin. This configuration allows for better accuracy in critical applications by tying the V_{FB} point and the amplifier output together directly at the load. Other signal conditioning circuitry may also be connected between these points for specific applications.




Figure 47. Resistor String

7.3.2 Power-On Reset

The DAC8551 contains a power-on-reset circuit that controls the output voltage during power up. On power up, the DAC registers are filled with zeros and the output voltages are 0 V; they remain that way until a valid write sequence is made to the DAC. The power-on reset is useful in applications where it is important to know the state of the output of the DAC while it is in the process of powering up.

7.4 Device Functional Modes


7.4.1 Power-Down Modes

The DAC8551 supports four separate modes of operation. These modes are programmable by setting two bits (PD1 and PD0) in the control register. [Table 1](#) shows how the state of the bits corresponds to the mode of operation of the device.

Table 1. Operating Modes

| PD1 (DB17) | PD0 (DB16) | OPERATING MODE |
|-------------------------|------------|--------------------------------|
| 0 | 0 | Normal operation |
| Power-down modes | | |
| 0 | 1 | Output typically 1 kΩ to GND |
| 1 | 0 | Output typically 100 kΩ to GND |
| 1 | 1 | High-Z |

When both bits are set to '0', the device works normally with its typical current consumption of 200 μA at 5 V. However, for the three power-down modes, the supply current falls to 200 nA at 5 V (50 nA at 3 V). Not only does the supply current fall, but the output stage is also internally switched from the output of the amplifier to a resistor network of known values. This configuration has the advantage that the output impedance of the device is known while it is in power-down mode. There are three different options. The output is connected internally to GND through a 1-kΩ resistor, a 100-kΩ resistor, or it is left open-circuited (High-Z). The output stage is illustrated in [Figure 48](#).



Copyright © 2016, Texas Instruments Incorporated

Figure 48. Output Stage During Power-Down

All analog circuitry is shut down when the power-down mode is activated. However, the contents of the DAC register are unaffected when in power-down. The time to exit power-down is typically 2.5 μs for $V_{DD} = 5$ V, and 5 μs for $V_{DD} = 3$ V. See [Typical Characteristics](#) for more information.

7.5 Programming

7.5.1 Serial Interface

The DAC8551 has a 3-wire serial interface ($\overline{\text{SYNC}}$, SCLK, and D_{IN}), which is compatible with SPI, QSPI, and Microwire interface standards, as well as most DSPs. See [Figure 1](#) for an example of a typical write sequence.

The write sequence begins by bringing the $\overline{\text{SYNC}}$ line LOW. Data from the D_{IN} line are clocked into the 24-bit shift register on each falling edge of SCLK. The serial clock frequency can be as high as 30 MHz, making the DAC8551 compatible with high-speed DSPs. On the 24th falling edge of the serial clock, the last data bit is clocked in and the programmed function is executed (that is, a change in DAC register contents and/or a change in the mode of operation).

At this point, the $\overline{\text{SYNC}}$ line may be kept LOW or brought HIGH. In either case, it must be brought HIGH for a minimum of 33 ns before the next write sequence so that a falling edge of $\overline{\text{SYNC}}$ can initiate the next write sequence. As previously mentioned, it must be brought HIGH again just before the next write sequence.

Programming (continued)

7.5.2 Input Shift Register

The input shift register is 24 bits wide, as shown in Figure 49. The first six bits are *unused* bits. The next two bits (PD1 and PD0) are control bits that control which mode of operation the part is in (normal mode or any one of three power-down modes). A more complete description of the various modes is located in [Power-Down Modes](#). The next 16 bits are the data bits. These bits are transferred to the DAC register on the 24th falling edge of SCLK.

| | | | | | | | | | | | | | | | | | | | | | | | |
|--------|----|----|----|----|----|-----|-----|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Unused | | | | | | PD1 | PD0 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

Figure 49. DAC8551 Data Input Register Format

7.5.3 SYNC Interrupt

In a normal write sequence, the $\overline{\text{SYNC}}$ line is kept LOW for at least 24 falling edges of SCLK and the DAC is updated on the 24th falling edge. However, if $\overline{\text{SYNC}}$ is brought HIGH before the 24th falling edge, it acts as an interrupt to the write sequence. The shift register is reset, and the write sequence is seen as invalid. Neither an update of the DAC register contents nor a change in the operating mode occurs, as shown in Figure 50.




Figure 50. $\overline{\text{SYNC}}$ Interrupt Facility

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The low-power consumption of the DAC8551 lends itself to applications such as loop-powered control where the current dissipation of each device is critical. The low power consumption also allows the DAC8551 to be powered using only a precision reference for increased accuracy. The low-power operation coupled with the ultra-low power power-down modes also make the DAC8551 a great choice for battery and portable applications.

8.1.1 Bipolar Operation Using the DAC8551

The DAC8551 has been designed for single-supply operation, but a bipolar output range is also possible using the circuit in [Figure 51](#). The circuit shown gives an output voltage range of $\pm V_{REF}$. Rail-to-rail operation at the amplifier output is achievable using an OPA703 as the operational amplifier. See *CMOS, Rail-to-Rail, I/O Operational Amplifiers* ([SBOS180](#)) for more information.




Figure 51. Bipolar Output Range

The output voltage for any input code can be calculated as follows:

$$V_O = \left[V_{REF} \times \left(\frac{D}{65536} \right) \times \left(\frac{R_1 + R_2}{R_1} \right) - V_{REF} \times \left(\frac{R_2}{R_1} \right) \right]$$

where

- D is the input code in decimal (0–65535) (2)

With $V_{REF} = 5 \text{ V}$, $R_1 = R_2 = 10 \text{ k}\Omega$.

$$V_O = \left(\frac{10 \times D}{65536} \right) - 5 \text{ V} \quad (3)$$

Using this example, an output voltage range of $\pm 5 \text{ V}$ —with 0000h corresponding to a -5-V output and FFFFh corresponding to a 5-V output—can be achieved. Similarly, using $V_{REF} = 2.5 \text{ V}$, a $\pm 2.5\text{-V}$ output voltage range can be achieved.

8.2 Typical Application

8.2.1 Loop-Powered, 2-Wire, 4-mA to 20-mA Transmitter With XTR116




Figure 52. Loop-Powered Transmitter

8.2.1.1 Design Requirements

This design is commonly referred to as a loop-powered, or 2-wire, 4-mA to 20-mA transmitter. The transmitter has only two external input terminals: a supply connection and an output, or return, connection. The transmitter communicates back to its host, typically a PLC analog input module, by precisely controlling the magnitude of its return current. In order to conform to the 4-mA to 20-mA communication standard, the complete transmitter must consume less than 4 mA of current. The DAC8551 enables the accurate control of the loop current from 4 mA to 20 mA in 16-bit steps.

8.2.1.2 Detailed Design Procedure

Although it is possible to recreate the loop-powered circuit using discrete components, the XTR116 provides simplicity and improved performance due to the matched internal resistors. The output current can be modified if necessary by looking using [Equation 4](#).



$$I_{OUT}(\text{Code}) = \left(\frac{V_{ref} \times \text{Code}}{2^N \times R_3} + \frac{V_{REG}}{R_1} \right) \times \left(1 + \frac{2475 \Omega}{25 \Omega} \right) \quad (4)$$

See *2-wire, 4-mA to 20-mA Transmitter, EMC/EMI Tested Reference Design (TIDUA07)* for more information. It covers in detail the design of this circuit as well as how to protect it from EMC/EMI tests.


8.2.1.3 Application Curves

Total unadjusted error (TUE) is a good estimate for the performance of the output as shown in [Figure 53](#). The linearity of the output or INL is in [Figure 54](#).

Typical Application (continued)



8.2.2 Using the REF02 as a Power Supply for the DAC8551



Copyright © 2016, Texas Instruments Incorporated

Figure 55. REF02 as a Power Supply to the DAC8551

8.2.2.1 Design Requirements

Due to the extremely low supply current required by the DAC8551, an alternative option is to use the REF02 to supply the required voltage to the device, as illustrated in [Figure 55](#). See [+5V Precision Voltage Reference \(SBVS003\)](#) for more information.

8.2.2.2 Detailed Design Procedure

This configuration is especially useful if the power supply is quite noisy or if the system supply voltages are at some value other than 5 V. The REF02 outputs a steady supply voltage for the DAC8551. If the REF02 is used, the current it needs to supply to the DAC8551 is 200 µA. This configuration is with no load on the output of the DAC. When a DAC output is loaded, the REF02 also needs to supply the current to the load.

The total typical current required (with a 5-kΩ load on the DAC output) is:

$$200 \mu\text{A} + \frac{5 \text{ V}}{5 \text{ k}\Omega} = 1.2 \text{ mA} \quad (5)$$

The load regulation of the REF02 is typically 0.005%/mA, resulting in an error of 299 µV for the 1.2-mA current drawn from it. This value corresponds to a 3.9-LSB error.


8.3 System Examples

8.3.1 Microprocessor Interfacing

8.3.1.1 DAC8551 to 8051 Interface

Figure 56 shows a serial interface between the DAC8551 and a typical 8051-type microcontroller.

The interface is setup with the TXD of the 8051 drives SCLK of the DAC8551, while RXD drives the serial data line of the device. The SYNC signal is derived from a bit-programmable pin on the port of the 8051. In this case, port line P3.3 is used. When data are to be transmitted to the DAC8551, P3.3 is taken LOW. The 8051 transmits data in 8-bit bytes; thus, only eight falling clock edges occur in the transmit cycle. To load data to the DAC, P3.3 is left LOW after the first eight bits are transmitted, then a second write cycle is initiated to transmit the second byte of data. P3.3 is taken HIGH following the completion of the third write cycle. The 8051 outputs the serial data in a format that has the LSB first. The DAC8551 requires data with the MSB as the first bit received. The 8051 transmit routine must therefore take this into account, and *mirror* the data as needed.




NOTE: (1) Additional pins omitted for clarity.

Figure 56. DAC8551 to 80C51 or 80L51 Interface

8.3.1.2 DAC8551 to Microwire Interface

Figure 57 shows an interface between the DAC8551 and any Microwire-compatible device. Serial data are shifted out on the falling edge of the serial clock and is clocked into the DAC8551 on the rising edge of the SK signal.




NOTE: (1) Additional pins omitted for clarity.

Figure 57. DAC8551 to Microwire Interface

8.3.1.3 DAC8551 to 68HC11 Interface

Figure 58 shows a serial interface between the DAC8551 and the 68HC11 microcontroller. SCK of the 68HC11 drives the SCLK of the DAC8551, while the MOSI output drives the serial data line of the DAC. The SYNC signal is derived from a port line (PC7), similar to the 8051 diagram.



NOTE: (1) Additional pins omitted for clarity.

Figure 58. DAC8551 to 68HC11 Interface

System Examples (continued)

The 68HC11 should be configured so that its CPOL bit is '0' and its CPHA bit is '1'. This configuration causes data appearing on the MOSI output to be valid on the falling edge of SCK. When data are being transmitted to the DAC, the SYNC line is held LOW (PC7). Serial data from the 68HC11 are transmitted in 8-bit bytes with only eight falling clock edges occurring in the transmit cycle. (Data are transmitted MSB first.) In order to load data to the DAC8551, PC7 is left LOW after the first eight bits are transferred, then a second and third serial write operation are performed to the DAC. PC7 is taken HIGH at the end of this procedure.

9 Power Supply Recommendations

The DAC8551 can operate within the specified supply voltage range of 2.7 V to 5.5 V. The power applied to V_{DD} should be well-regulated and low-noise. Switching power supplies and DCDC converters often have high-frequency glitches or spikes riding on the output voltage. In addition, digital components can create similar high-frequency spikes. This noise can easily couple into the DAC output voltage through various paths between the power connections and analog output. TI recommends including a 1- μ F to 10- μ F capacitor and 0.1- μ F bypass capacitor in order to further minimize noise from the power supply. The current consumption on the V_{DD} pin, the short-circuit current limit, and the load current for the device is listed in [Electrical Characteristics](#). The power supply must meet the aforementioned current requirements.

10 Layout

10.1 Layout Guidelines

A precision analog component requires careful layout, adequate bypassing, and clean, well-regulated power supplies.

The DAC8551 offers single-supply operation, and it often is used in close proximity with digital logic, microcontrollers, microprocessors, and digital signal processors. The more digital logic present in the design and the higher the switching speed, the more difficult it is to keep digital noise from appearing at the output.

Due to the single ground pin of the DAC8551, all return currents, including digital and analog return currents for the DAC, must flow through a single point. Ideally, GND would be connected directly to an analog ground plane. This plane would be separate from the ground connection for the digital components until they were connected at the power-entry point of the system.

As with the GND connection, V_{DD} should be connected to a 5-V power-supply plane or trace that is separate from the connection for digital logic until they are connected at the power-entry point. TI recommends an additional 1- μ F to 10- μ F capacitor and 0.1- μ F bypass capacitor. In some situations, additional bypassing may be required, such as a 100- μ F electrolytic capacitor or even a *Pi* filter made up of inductors and capacitors—all designed to essentially low-pass filter the 5-V supply, removing the high-frequency noise.

10.2 Layout Example




Figure 59. Layout Diagram

11 デバイスおよびドキュメントのサポート

11.1 ドキュメントのサポート

11.1.1 関連資料

関連資料については、以下を参照してください:

- 『2線式、4mA~20mAトランスミッタ、EMC/EMIテスト済みのリファレンス・デザイン』、[TIDUA07](#)
- 『+5V高精度基準電圧』、[SBVS003](#)
- 『CMOSレール・ツー・レールI/Oオペアンプ』、[SBOS180](#)

11.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™オンライン・コミュニティ *TIのE2E (Engineer-to-Engineer) コミュニティ*。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

設計サポート *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

11.4 商標

E2E is a trademark of Texas Instruments.
SPI, QSPI are trademarks of Motorola, Inc.
Microwire is a trademark of National Semiconductor.
All other trademarks are the property of their respective owners.

11.5 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

11.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type (2) | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material (4) | MSL rating/ Peak reflow (5) | Op temp (°C) | Part marking (6) |
|-------------------------------|---------------|----------------------|-----------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| DAC8551IADGKR | Active | Production | VSSOP (DGK) 8 | 2500 LARGE T&R | Yes | Call TI | Level-1-260C-UNLIM | -40 to 105 | D81 |
| DAC8551IADGKR.A | Active | Production | VSSOP (DGK) 8 | 2500 LARGE T&R | Yes | Call TI | Level-1-260C-UNLIM | -40 to 105 | D81 |
| DAC8551IADGKT | Active | Production | VSSOP (DGK) 8 | 250 SMALL T&R | Yes | Call TI | Level-1-260C-UNLIM | -40 to 105 | D81 |
| DAC8551IADGKT.A | Active | Production | VSSOP (DGK) 8 | 250 SMALL T&R | Yes | Call TI | Level-1-260C-UNLIM | -40 to 105 | D81 |
| DAC8551IADGKTG4 | Active | Production | VSSOP (DGK) 8 | 250 SMALL T&R | Yes | Call TI | Level-1-260C-UNLIM | -40 to 105 | D81 |
| DAC8551IDGKR | Active | Production | VSSOP (DGK) 8 | 2500 LARGE T&R | Yes | Call TI | Level-1-260C-UNLIM | -40 to 105 | D81 |
| DAC8551IDGKR.A | Active | Production | VSSOP (DGK) 8 | 2500 LARGE T&R | Yes | Call TI | Level-1-260C-UNLIM | -40 to 105 | D81 |
| DAC8551IDGKRG4 | Active | Production | VSSOP (DGK) 8 | 2500 LARGE T&R | Yes | Call TI | Level-1-260C-UNLIM | -40 to 105 | D81 |
| DAC8551IDGKT | Active | Production | VSSOP (DGK) 8 | 250 SMALL T&R | Yes | Call TI | Level-1-260C-UNLIM | -40 to 105 | D81 |
| DAC8551IDGKT.A | Active | Production | VSSOP (DGK) 8 | 250 SMALL T&R | Yes | Call TI | Level-1-260C-UNLIM | -40 to 105 | D81 |
| DAC8551IDGKTG4 | Active | Production | VSSOP (DGK) 8 | 250 SMALL T&R | Yes | Call TI | Level-1-260C-UNLIM | -40 to 105 | D81 |

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF DAC8551 :

- Automotive : [DAC8551-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

DGK0008A**PACKAGE OUTLINE****VSSOP - 1.1 mm max height**

SMALL OUTLINE PACKAGE



4214862/A 04/2023

NOTES:

PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

EXAMPLE BOARD LAYOUT


DGK0008A

™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X



SOLDER MASK DETAILS

4214862/A 04/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

DGK0008A

™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
SCALE: 15X

4214862/A 04/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](https://www.ti.com) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日：2025 年 10 月