TEXAS INSTRUMENTS
DCR010503, DCR012405, DCR010505, DCR011203, DCR011205, DCR012403
JAJSOX5E – OCTOBER 2001 – REVISED JULY 2022

DCR01 シリーズ、1W、1000V_{RMS} 絶縁型、安定化 DC/DC コンバータ・モジュール

1 特長

- 1kV 絶縁 (動作上):1 秒間テスト
- 絶縁バリアの両側に連続的な電圧を印加:60VDC / 42.5VAC
- UL1950 認定部品
- 10 ピン PDIP および 12 ピン SOP パッケージ
- 入力電圧:5V、12V、24 V
- 出力電圧:3.3V または 5V
- デバイス間の同期
- 400kHz のスイッチング周波数
- 短絡保護
- 過熱保護機能
- 高効率
- 55℃で 125FIT

2 アプリケーション

- ポイント・オブ・ユース電力変換
- デジタル・インターフェイスの電源
- グランド・ループの除去
- 電源ノイズの低減

3 概要

DCR01 ファミリは、高効率の入力絶縁型出力安定化 DC/DC コンバータのシリーズです。このコンバータ・ファミリは、ガルバニック絶縁された 1W (公称値) の出力電力能力に加えて、非常に小さい出力ノイズ、過熱保護、高い精度を達成しています。


これらの機能を備えた小型の DCR01 シリーズ・デバイスは広範なアプリケーションに適しており、信号パスの絶縁が必要なアプリケーションで使いやすいソリューションです。

注意
この製品の機能絶縁は、信号の絶縁のみを意図したものです。強化絶縁を必要とする安全用の絶縁回路の一部として使用してはいけません。「機能説明」の定義を参照してください。

製品情報

型番	パッケージ(1)	本体サイズ (公称)
DCR01	PDIP (10)	22.86mm × 6.61mm
	SOP (12)	17.90mm×7.50mm

(1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。



DCR01 のブロック図

英語版の TI 製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、www.ti.com で閲覧でき、その内容が常に優先されます。TI では翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、必ず最新版の英語版をご参照くださいますようお願いいたします。

Table of Contents

1 特長 ... 1
2 アプリケーション ... 1
3 概要 ... 1
4 Revision History ... 2
5 Device Comparison Table ... 3
6 Pin Configuration and Functions ... 4
7 Specifications ... 5
7.1 Absolute Maximum Ratings ... 5
7.2 ESD Ratings ... 5
7.3 Recommended Operating Conditions ... 5
7.4 Thermal Information ... 5
7.5 Electrical Characteristics ... 6
7.6 Typical Characteristics ... 7
8 Detailed Description ... 12
8.1 Overview ... 12
8.2 Functional Block Diagram ... 12
8.3 Feature Description ... 12
8.4 Device Functional Modes ... 15
9 Application and Implementation ... 16
9.1 Application Information ... 16
9.2 Typical Application ... 18
10 Power Supply Recommendations ... 19
11 Layout ... 20
11.1 Layout Guidelines ... 20
11.2 Layout Examples ... 20
12 Device and Documentation Support ... 22
12.1 Receiving Notification of Documentation Updates ... 22
12.2 サポート・リソース ... 22
12.3 Trademarks ... 22
12.4 Electrostatic Discharge Caution ... 22
12.5 Glossary ... 22
13 Mechanical, Packaging, and Orderable Information ... 22

4 Revision History

Changes from Revision D (June 2016) to Revision E (July 2022)	Page
• 文書全体にわたって表、図、相互参照の採番方法を更新	1
• セクション 2 へのリンクを追加	1
• Added Efficiency and Load Regulation plots for DCR011203P to セクション 7.6	7

Changes from Revision C (May 2003) to Revision D (January 2016)	Page
• 「製品情報」表、「デバイスの比較」表、「ESD 定格」表、「熱に関する情報」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加	1
• 「パッケージ / 注文情報」表を削除 (データシートの末尾にある POA を参照)	1
• Added additional graphs to セクション 7.6	7
• Added *Isolation* section to the *Feature Description* section	12
• Added a typical application design to the *Application Information* section	16

Copyright © 2022 Texas Instruments Incorporated

5 Device Comparison Table

at T_A = 25°C, $+V_S$ = nominal, I_O = 10 mA, C_{IN} = 2.2-µF ceramic, C_{FILTER} = 1-µF ceramic, C_{OUT} = 0.1-µF ceramic (unless otherwise noted)

Device Number (3)	Input Voltage V_S (V)	Output Voltage V_O (V)	Output Current (mA)	Ripple (1) (mVp-p)	Noise (2) (mVp-p)	Supply Current (mA)		
						I_O = 0 mA	I_O = 10 mA	I_O = 100% LOAD
	Typical	Typical	Maximum	Typical	Typical	Typical	Typical	Typical
DCR010503P	5	3.3	300	5	35	18	28	335
DCR010503U				8	23	24	33	339
DCR010505P		5	200	6	20	25	40	306
DCR010505U				9	20	25	40	306
DCR011203P	12	3.3	390	10	54	13	17	173
DCR011203U			300	8	22	13	17	136
DCR011205P		5	200	6	45	13	18	125
DCR011205U				6	21	14	19	123
DCR012403P	24	3.3	390	10	22	17	18	97
DCR012403U			300	8	22	15	17	75
DCR012405P		5	200	10	22	15	18	69
DCR012405U				13	32	15	18	67

(1) 20-MHz bandwidth, 50% load
(2) 100-MHz bandwidth, 50% load
(3) The last character in the part number denotes the package type (P = PDIP, U = SOP).

Copyright © 2022 Texas Instruments Incorporated

6 Pin Configuration and Functions




図 6-1. 10-Pin PDIP NVE Package (Top View)




図 6-2. 12-Pin SOP DVB Package (Top View)

表 6-1. Pin Functions

Pin			I/O	Description
Name	PDIP	SOP		
ENABLE	11	16	I	Output voltage enable
$\overline{\text{ERROR}}$	12	17	O	Error flag active low
DNC	10	15	—	Do not connect.
NC	2	3	—	No connection
SYNC	18	28	I	Synchronization input
$-V_{OUT}$	8	13	O	Output ground
$+V_{OUT}$	9	14	O	Voltage output
V_{REC}	7	12	O	Rectified output
$-V_S$	17	26, 27	I	Input ground
$+V_S$	1	1, 2	I	Voltage input

Copyright © 2022 Texas Instruments Incorporated

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

			MIN	MAX	UNIT
Input voltage	5-V input devices			7	V
	12-V input devices			15	
	24-V input devices			29	
Lead temperature	PDIP package	Surface temperature of device body or pins (maximum 10 s)		270	°C
Reflow solder temperature	SOP package	Surface temperature of device body or pins		260	°C
Storage temperature, T_{stg}			–60	125	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) See the package option addendum at the end of the datasheet for additional package information.

7.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)	±1000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101(2)	±250	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Input voltage	5-V input devices	4.5	5	5.5	V
	12-V input devices	10.8	12	13.2	
	24-V input devices	21.6	24	26.4	
Operating temperature		–40		85	°C

7.4 Thermal Information

THERMAL METRIC(1)		DCR01		UNIT
		NVE (PDIP)	DVB (SOP)	
		10 PINS	12 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	60	60	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	26	26	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	24	24	°C/W
ψ_{JT}	Junction-to-top characterization parameter	7	7	°C/W
ψ_{JB}	Junction-to-board characterization parameter	24	24	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

Copyright © 2022 Texas Instruments Incorporated

7.5 Electrical Characteristics


at T_A = 25°C, $+V_S$ = nominal, I_O = 10 mA, C_{IN} = 2.2-µF ceramic, C_{FILTER} = 1-µF ceramic, C_{OUT} = 0.1-µF ceramic (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
OUTPUT						
Nominal output voltage ($+V_{OUT}$)	DCR01xx03			3.3		V
	DCR01xx05			5		
Setpoint accuracy				0.5%	2%	
Output short-circuit protected	Duration			Infinite		
Line regulation				1		mV/V
Over line and load	I_O = 10 mA to full load, over $+V_S$ range			1%	2.5%	
Temperature variation	–40°C ≤ T_A ≤ +85°C			1%		
INPUT						
Nominal input voltage ($+V_S$)	DCR0105xx			5		V
	DCR0112xx			12		
	DCR0124xx			24		
Voltage range			–10%		10%	
Reflected ripple current	20-MHz bandwidth, I_O = 100% Load			8		mAp-p
ISOLATION						
Isolation	1-s flash test	Voltage	1			kVrms
		dV/dt			500	V/s
		Leakage current			30	nA
	Continuous working voltage across isolation barrier	DC			60	VDC
		AC			42.5	VAC
Barrier capacitance				25		pF
OUTPUT ENABLE CONTROL						
Logic high input voltage			2		V_{REC}	V
Logic high input current	2 < V_{ENABLE} < V_{REC}			100		nA
Logic low input voltage			–0.2		0.5	V
Logic low input current	0 < V_{ENABLE} < 0.5			100		nA
Rectified output, V_{REC}	All 3.3-V outputs			3.3		V
	All 5-V outputs			5		
ERROR FLAG						
Logic high open-collector leakage	V_{ERROR} = 5 V				10	µA
Logic low output voltage	Sinking 2 mA				0.4	V
THERMAL SHUTDOWN						
Junction temperature	Temperature activated			150		°C
	Temperature deactivated			130		
SYNCHRONIZATION PIN						
Max external capacitance on SYNC pin					3	pF
Internal oscillator frequency			720	800	880	kHz
External synchronization frequency			720		880	kHz
External synchronization signal high			2.5		3	V
External synchronization signal low			0		0.4	V
TEMPERATURE RANGE						
Operating			–40		85	°C

Copyright © 2022 Texas Instruments Incorporated


7.6 Typical Characteristics

at T_A = 25°C, $+V_S$ = nominal, I_O = 10 mA, C_{IN} = 2.2 µF, C_{FILTER} = 1 µF, C_{OUT} = 0.1 µF (unless otherwise noted)




DCR010503

図 7-1. Efficiency vs Load




DCR010505

図 7-2. Efficiency vs Load




DCR011203P

図 7-3. Efficiency vs Load




DCR011205P

図 7-4. Efficiency vs Load



DCR012403P


図 7-5. Efficiency vs Load



DCR012405P


図 7-6. Efficiency vs Load

Copyright © 2022 Texas Instruments Incorporated




All 5-V Output Devices

図 7-7. 5-V Output Load Regulation




DCR010505P

図 7-8. Load Regulation




All 3.3-V Output Devices

図 7-9. 3.3-V Output Load Regulation




DCR010503P

図 7-10. Load Regulation



All devices except for DCR011203P and DCR012403P — 20-MHz Bandwidth


図 7-11. Output Voltage Ripple



DCR011203P
DCR012403P — 20-MHz Bandwidth


図 7-12. Output Voltage Ripple

Copyright © 2022 Texas Instruments Incorporated




All 5-V Input Devices 100-MHz Bandwidth

図 7-13. Output Voltage Noise




DCR011203P 100-MHz Bandwidth

図 7-14. Output Voltage Noise




DCR011205P 100-MHz Bandwidth

図 7-15. Output Voltage Noise




20-MHz Bandwidth

図 7-16. Input Current Reflected Ripple



100-MHz Bandwidth


図 7-17. Input Current Reflected Ripple



20-MHz Bandwidth


図 7-18. DCR010505P Output Voltage Ripple at 100% Load

Copyright © 2022 Texas Instruments Incorporated




100-MHz Bandwidth

図 7-19. DCR010505P Output Voltage Noise at 100% Load



20-MHz Bandwidth

図 7-20. DCR010503P Output Voltage Ripple at 100% Load



100-MHz Bandwidth

図 7-21. DCR010503P Output Voltage Noise at 100% Load




図 7-22. DCR010503P Load Transient Response




図 7-23. DCR010503P Load Transient Response




図 7-24. DCR010505P Load Transient Response

Copyright © 2022 Texas Instruments Incorporated





図 7-25. DCR010505P Load Transient Response

8 Detailed Description

8.1 Overview

The DCR01 series of power modules offer isolation from a regulated power supply operating from a choice of input voltages. The DCR01s provide a regulated 3.3-V or 5-V output voltage at a nominal output power of 1 W or above. The DCR01 devices include a low dropout linear regulator internal to the device to achieve a well-regulated output voltage. The DCR01 devices are specified for operational isolation only. The circuit design uses an advanced BiCMOS and DMOS process.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Isolation

Underwriters Laboratories, UL™ defines several classes of isolation that are used in modern power supplies.

Safety extra low voltage (SELV) is defined by UL (UL1950 E199929) as a secondary circuit, which is so designated and protected so that under normal and single fault conditions, the voltage between any two accessible parts or between an accessible part and the equipment earthing terminal for operational isolation does not exceed steady state 42.5-V_{RMS} or 60-V_{DC} peak for more than one second.

8.3.1.1 Operation or Functional Isolation

The type of isolation used in the DCR01 products is referred to as operational or functional isolation. Insulated wire used in the construction of the transformer acts as the primary isolation barrier. A high-potential (hipot), one-second duration test (dielectric voltage, withstand test) is a production test used to verify that the isolation barrier is functioning. Products with operational isolation must never be used as an element in a safety-isolation system.

8.3.1.2 Basic or Enhanced Isolation

Basic or enhanced isolation is defined by specified creepage and clearance limits between the primary and secondary circuits of the power supply. Basic isolation is the use of an isolation barrier in addition to the insulated wire in the construction of the transformer. Input and output circuits must also be physically separated by specified distances.

注

The DCR01 products *do not* provide basic or enhanced isolation.

Copyright © 2022 Texas Instruments Incorporated

8.3.1.3 Working Voltage

For a device with operational isolation, the continuous working voltage that can be applied across the device in normal operation must be less than 42.5 V_{RMS} or 60 V_{DC}.

> **警告**
>
> Do not use the device as an element of a safety isolation system that exceeds the SELV limit.

If the device is expected to function correctly with more than 42.5 V_{RMS} or 60 V_{DC} applied continuously across the isolation barrier, then the circuitry on both sides of the barrier must be regarded as operating at an unsafe voltage, and further isolation or insulation systems must form a barrier between these circuits and any user-accessible circuitry according to safety standard requirements.

8.3.1.4 Isolation Voltage Rating

The terms *Hipot test*, *flash-tested*, *withstand voltage*, *proof voltage*, *dielectric withstand voltage*, and *isolation test voltage* are all terms that relate to the same thing; a test voltage applied for a specified time across a component designed to provide electrical isolation to verify the integrity of that isolation. TI's DCR01 series of DC/DC converters are all 100% production tested at 1.0 kV_{AC} for one second.

8.3.1.5 Repeated High-Voltage Isolation Testing

Repeated high-voltage isolation testing of a barrier component can degrade the isolation capability, depending on materials, construction, and environment. The DCR01 series of DC/DC converters have toroidal, enameled, wire isolation transformers with no additional insulation between the primary and secondary windings. While a device can be expected to withstand several times the stated test voltage, the isolation capability depends on the wire insulation. Any material, including this enamel (typically polyurethane), is susceptible to eventual chemical degradation when subject to very-high applied voltages. Therefore, strictly limit the number of high-voltage tests and repeated high-voltage isolation testing. However, if it is absolutely required, reduce the voltage by 20% from specified test voltage with a duration limit of one second per test.

8.3.2 Power Stage

The DCR01 series of devices use a push-pull, center-tapped topology. The DCR01 devices switch at 400 kHz (divide-by-2 from an 800-kHz oscillator).

8.3.3 Rectification

The output of the transformer is full wave rectified and filtered by the external 1-µF ceramic capacitor connected to V_{REC}.

8.3.4 Regulator

The internal low dropout linear regulator provides a well-regulated output voltage throughout the operating range of the device.

8.3.5 Oscillator and Watchdog

The onboard, 800-kHz oscillator generates the switching frequency through a divide-by-2 circuit. The oscillator can be synchronized to other DCR01 device circuits or an external source, and is used to minimize system noise.

A watchdog circuit monitors the operation of the oscillator circuit. The oscillator can be disabled by pulling the SYNC pin low. When the SYNC pin goes low, the output pins transition into tri-state mode, which occurs within 2 µs.

8.3.6 $\overline{\text{ERROR}}$ Flag

The DCR01 has an $\overline{\text{ERROR}}$ pin, which provides a *power good* flag, as long as the internal regulator is in regulation. If the $\overline{\text{ERROR}}$ output is required, place a 10-kΩ resistor between the $\overline{\text{ERROR}}$ pin and the output voltage.

Copyright © 2022 Texas Instruments Incorporated

8.3.7 Synchronization

When more than one DC/DC converter is switching in an application, beat frequencies and other electrical interference can be generated. This interference occurs because of the small variations in switching frequencies between the DC/DC converters.

The DCR01 series of devices overcome this interference by allowing devices to be synchronized to one another. Synchronize up to eight devices by connecting the SYNC pins of each device, taking care to minimize the capacitance of tracking. Stray capacitance (greater than 3 pF) reduces the switching frequency, or can sometimes stop the oscillator circuit. The maximum recommended voltage applied to the SYNC pin is 3 V.

For an application that uses more than eight synchronized devices, use an external device to drive the SYNC pins. The *External Synchronization of the DCP01/02 Series of DC/DC Converters* application report describes this configuration.

注

During the start-up period, all synchronized devices draw maximum current from the input simultaneously. If the input voltage falls below approximately 4 V, the devices may not start up. A ceramic capacitor must be connected close to the input pin of each device. Use a 2.2-µF capacitor for 5-V input devices, and a 0.47-µF capacitor for the 12-V and 24-V devices.

8.3.8 Construction

The basic construction of the DCR01 series of devices is the same as standard integrated circuits. The molded package contains no substrate. The DCR01 series of devices are constructed using an IC, low dropout linear regulator, rectifier diodes, and a wound magnetic toroid on a leadframe. Because the package contains no solder, the devices do not require any special printed-circuit board (PCB) assembly processing. This architecture results in an isolated DC/DC converter with inherently high reliability.

8.3.9 Thermal Considerations

Due to the high power density of this device, it is advisable to provide ground planes on the input and output rails. The output regulator is mounted on a copper leadframe, and a ground plane serves as an efficient heatsink.

8.3.10 Decoupling – Ripple Reduction

Due to the very low forward resistance of the DMOS switching transistors, high current demands are placed upon the input supply for a short time. By using a good-quality low Equivalent Series Resistance (ESR) capacitor of 2.2 µF (minimum) for the 5-V input devices and a 0.47-µF capacitor for the 12-V and 24-V devices, placed close to the IC supply input pins, the effects on the power supply can be minimized.

The high switching frequency of 400 kHz allows relatively small values of capacitors to be used for filtering the rectified output voltage. A good-quality, low-ESR, 1-µF ceramic capacitor placed close to the VREC pin and output ground is required and reduces the ripple. The output at VREC is full wave rectified and produces a ripple of 800 kHz.

TI recommends that a 0.1-µF, low-ESR, ceramic capacitor is connected close to the output pin and ground to reduce noise on the output. The capacitor values listed are minimum values. If lower ripple is required, the filter capacitor must be increased in value to 2.2 µF.

As with all switching power supplies, the best performance is obtained with low-ESR, ceramic capacitors connected close to the device pins. If low-ESR, ceramic capacitors are not used, the ESR generates a voltage drop when the capacitor is supplying the load power. Often a larger capacitor is chosen for this purpose, when a low-ESR, smaller capacitor performs as well.

注

TI does not recommend that the DCR01 be fitted using an IC socket, as this degrades performance.

Copyright © 2022 Texas Instruments Incorporated

8.4 Device Functional Modes

8.4.1 Device Disable and Enable

Each of the DCR01 series devices can be disabled or enabled by driving the SYNC pin using an open-drain CMOS gate. If the SYNC pin is pulled low, the DCR01 becomes disabled. The disable time depends upon the external loading. The internal disable function is implemented in 2 µs. Removal of the pulldown causes the DCR01 to be enabled.

Capacitive loading on the SYNC pin must be minimized (≤ 3 pF) to prevent a reduction in the oscillator frequency. The *External Synchronization of the DCP01/02 Series of DC/DC Converters* application report describes disable and enable control circuitry. This document contains information on how to null the effects of additional capacitance on the SYNC pin. The frequency of the oscillator can be measured at V_{REC}, since this is the fundamental frequency of the ripple component.

8.4.2 Regulated Output Disable and Enable

The regulated output of the DCR01 can be disabled by pulling the ENABLE pin LOW. Disabling the output voltage this way still produces a voltage on the V_{REC} pin. When using the ENABLE control, TI recommends placing a 10-kΩ resistor between the V_{REC} and ENABLE pins. The ENABLE pin only controls the internal linear regulator.

If disabling the regulated output is not required, pull the ENABLE pin HIGH by shorting it directly to the V_{REC} pin, which enables the regulated output voltage, thus allowing the output to be controlled from the isolated side.

Copyright © 2022 Texas Instruments Incorporated

9 Application and Implementation

注


以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

9.1 Application Information

9.1.1 DCR01 Single Voltage Output

The DCR01 can be used to provide a single voltage output by connecting it as shown in 図 9-1. The $\overline{\text{ERROR}}$ output signal is pulled up to the value of V_{OUT}. The value of R_{ERR} depends on the loading on the $\overline{\text{ERROR}}$ line, however, the total load on the $\overline{\text{ERROR}}$ line must not exceed the value given in the *Electrical Charcteristics*.

The output can be permanently enabled by connecting the ENABLE pin to the V_{REC} pin. The DCR01 can be enabled remotely by connecting the ENABLE pin to V_{REC} through a pullup resistor (R_{EN}); the value of this resistor is not critical for the DCR01 as only a small current flows. The switch SW1 can be used to pull the ENABLE pin LOW, thus disabling the output. The switching devices can be a bipolar transistor, FET, or a mechanical device; the main load that it sees is R_{EN}.




A. C_{IN} = 2.2 µF for 5-V input devices and 0.47 µF for 12-V and 24-V input devices. Low-ESR, ceramic capacitors are required.

図 9-1. DCR01 Single Output Voltage

Copyright © 2022 Texas Instruments Incorporated

9.1.2 Generating Two Positive Output Voltages

Two DCR01s can be used to create output voltages of +3.3 V and +5 V, as shown in 図 9-2. The two DCR01s are connected in self-synchronization, thus locking the oscillators of both devices to a single frequency. The $\overline{\text{ERROR}}$ and ENABLE facilities can be used in a similar configuration for a single DCR01. The filter capacitors connected to the V_{REC} pins (C_{FILTER}) must be kept separate from each other and connected in close proximity to their respective DCR01.




A. C_{IN} = 2.2 µF for 5-V input devices and 0.47 µF for 12-V and 24-V input devices. Low-ESR, ceramic capacitors are required.

図 9-2. Two Positive Voltages from Self-Synchronized DCR01s

9.1.3 Generation of Dual Polarity Voltages from Two Self-Synchronized DCR01s

Two DCR01s can be configured to produce a dual polarity supply (that is, ±5 V); the circuit must be connected as shown in 図 9-3.

Observe that both devices are producing a positive regulated output; therefore the ERROR, ENABLE, and VREC are all relative to the $–V_{OUT}$ pin of that particular device and must not be directly connected together, or in the case of the negative output device, connected to the common 0-V output.



A. C_{IN} = 2.2 µF for 5-V input devices and 0.47 µF for 12-V and 24-V input devices. Low-ESR, ceramic capacitors are required.

図 9-3. Dual Polarity Voltage Generation

9.2 Typical Application




図 9-4. DCR01 Typical Schematic

9.2.1 Design Requirements

For this design example, use the parameters listed in 表 9-1 and follow the design procedure.

表 9-1. Design Example Parameters

Design Parameter	Value
Input voltage, V_{IN}	5 V typical
Output voltage, V_{OUT}	5 V regulated
Output current rating	200 mA
Isolation	1000-V operational

9.2.2 Detailed Design Procedure

9.2.2.1 Input Capacitor

For this design, a 2.2-µF ceramic capacitor is required for the input decoupling capacitor.

9.2.2.2 Output Capacitor

For this design, a 0.1-µF ceramic capacitor is required for between $+V_{OUT}$ and $–V_{OUT}$.

9.2.2.3 Filter Capacitor

A high-quality, low-ESR, 1-µF ceramic capacitor placed close to the VREC pin and output ground is required to reduce output voltage ripple.

9.2.2.4 $\overline{\text{ERROR}}$ Flag

Place a 10-kΩ resistor between the $\overline{\text{ERROR}}$ pin and the output voltage to provide a *power good* signal when the internal regulator is in regulation.

Copyright © 2022 Texas Instruments Incorporated

9.2.3 Application Curves




図 9-5. DCR010505 Efficiency




図 9-6. DCR010505 Load Regulation

10 Power Supply Recommendations

The DCR01 is a switching power supply, and as such, can place high peak current demands on the input supply. To avoid the supply falling momentarily during the fast switching pulses, ground and power planes must be used to connect the power to the input of DCR01. If this connection is not possible, then the supplies must be connected in a star formation with the traces made as wide as possible.

Copyright © 2022 Texas Instruments Incorporated

11 Layout

11.1 Layout Guidelines

Carefully consider the layout of the PCB for the best results to be obtained.

Input and output power and ground planes provide a low-impedance path for the input and output power. For the output, the positive and negative voltage outputs conduct through wide traces to minimize losses.

A good-quality, low-ESR, ceramic capacitor placed as close as practical across the input reduces reflected ripple and ensure a smooth start-up.

A good-quality, low-ESR, ceramic capacitor placed as close as practical across the rectifier output terminal and output ground to provide the best ripple and noise performance.

The location of the decoupling capacitors in close proximity to their respective pins ensures low losses due to the effects of stray inductance, thus improving the ripple performance. This location is of particular importance to the input decoupling capacitor, because this capacitor supplies the transient current associated with the fast switching waveforms of the power drive circuits.

If the SYNC pin is being used, the tracking between device SYNC pins must be short to avoid stray capacitance. Never connect a capacitor to the SYNC pin. If the SYNC pin is not being used it is advisable to place a guard ring (connected to input ground) around this pin to avoid any noise pick-up. Ensure that no other trace is in close proximity to this trace SYNC trace to decrease the stray capacitance on this pin. The stray capacitance affects the performance of the oscillator.

図 11-1 shows a schematic for a single DCR01, SOP package device. 図 11-2 and 図 11-3 show a typical layout for the SOP package DCR01 device. The layout shows proper placement of capacitors and power planes.

11.2 Layout Examples




図 11-1. DCR01 PCB Schematic, U Package

Copyright © 2022 Texas Instruments Incorporated




図 11-2. PCB Layout Example, Component-Side View




図 11-3. PCB Layout Example, Non-Component-Side View

12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

12.3 Trademarks

Underwriters Laboratories, UL™ is a trademark of UL LLC.
TI E2E™ is a trademark of Texas Instruments.
すべての商標は、それぞれの所有者に帰属します。

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

TI Glossary	This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2022 Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
DCR010503P	Active	Production	PDIP (NVE) | 10	20 | TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	DCR010503P
DCR010503U	Active	Production	SOP (DVB) | 12	28 | TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCR010503U
DCR010503U/1K	Active	Production	SOP (DVB) | 12	1000 | LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCR010503U
DCR010503U/1KE4	Active	Production	SOP (DVB) | 12	1000 | LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCR010503U
DCR010503UE4	Active	Production	SOP (DVB) | 12	28 | TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCR010503U
DCR010505P	Active	Production	PDIP (NVE) | 10	20 | TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	DCR010505P
DCR010505U	Active	Production	SOP (DVB) | 12	28 | TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCR010505U
DCR010505U/1K	Active	Production	SOP (DVB) | 12	1000 | LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCR010505U
DCR010505U/1KE4	Active	Production	SOP (DVB) | 12	1000 | LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCR010505U
DCR010505UE4	Active	Production	SOP (DVB) | 12	28 | TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCR010505U
DCR011203P	Active	Production	PDIP (NVE) | 10	20 | TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	DCR011203P
DCR011203U	Active	Production	SOP (DVB) | 12	28 | TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCR011203U
DCR011203U/1K	Active	Production	SOP (DVB) | 12	1000 | LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCR011203U
DCR011203UE4	Active	Production	SOP (DVB) | 12	28 | TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCR011203U
DCR011205P	Active	Production	PDIP (NVE) | 10	20 | TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	DCR011205P
DCR011205PE4	Active	Production	PDIP (NVE) | 10	20 | TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	DCR011205P
DCR011205U	Active	Production	SOP (DVB) | 12	28 | TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCR011205U
DCR011205U/1K	Active	Production	SOP (DVB) | 12	1000 | LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCR011205U
DCR011205UE4	Active	Production	SOP (DVB) | 12	28 | TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCR011205U
DCR012403P	Active	Production	PDIP (NVE) | 10	20 | TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	DCR012403P
DCR012403U	Active	Production	SOP (DVB) | 12	28 | TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCR012403U
DCR012405P	Active	Production	PDIP (NVE) | 10	20 | TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	DCR012405P
DCR012405PE4	Active	Production	PDIP (NVE) | 10	20 | TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	DCR012405P
DCR012405U	Active	Production	SOP (DVB) | 12	28 | TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCR012405U
DCR012405U/1K	Active	Production	SOP (DVB) | 12	1000 | LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCR012405U
DCR012405UE4	Active	Production	SOP (DVB) | 12	28 | TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCR012405U

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
DCR010503P	NVE	PDIP	10	20	533.4	14.33	13.03	8.07
DCR010503U	DVB	SOP	12	28	532.13	14.73	5.13	6.6
DCR010503UE4	DVB	SOP	12	28	532.13	14.73	5.13	6.6
DCR010505P	NVE	PDIP	10	20	533.4	14.33	13.03	8.07
DCR010505U	DVB	SOP	12	28	532.13	14.73	5.13	6.6
DCR010505UE4	DVB	SOP	12	28	532.13	14.73	5.13	6.6
DCR011203P	NVE	PDIP	10	20	533.4	14.33	13.03	8.07
DCR011203U	DVB	SOP	12	28	532.13	14.73	5.13	6.6
DCR011203UE4	DVB	SOP	12	28	532.13	14.73	5.13	6.6
DCR011205P	NVE	PDIP	10	20	533.4	14.33	13.03	8.07
DCR011205PE4	NVE	PDIP	10	20	533.4	14.33	13.03	8.07
DCR011205U	DVB	SOP	12	28	532.13	14.73	5.13	6.6
DCR011205UE4	DVB	SOP	12	28	532.13	14.73	5.13	6.6
DCR012403P	NVE	PDIP	10	20	533.4	14.33	13.03	8.07
DCR012403U	DVB	SOP	12	28	532.13	14.73	5.13	6.6
DCR012405P	NVE	PDIP	10	20	533.4	14.33	13.03	8.07
DCR012405PE4	NVE	PDIP	10	20	533.4	14.33	13.03	8.07
DCR012405U	DVB	SOP	12	28	532.13	14.73	5.13	6.6
DCR012405UE4	DVB	SOP	12	28	532.13	14.73	5.13	6.6




PACKAGE OUTLINE

DVB0012A

SOP - 2.65 mm max height


PLASTIC SMALL OUTLINE




4222497/A 10/2015

NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MS-013.



LAND PATTERN EXAMPLE
SCALE:6X




SOLDER MASK DETAILS

4222497/A 10/2015

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:6X


4222497/A 10/2015

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

MPDI055 – APRIL 2001

NVE (R-PDIP-T10/18) **PLASTIC DUAL-IN-LINE**



NOTES:
A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-001-AC with the exception of lead count.
D. Dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 (0,25).
E. Dimensions measured with the leads constrained to be perpendicular to Datum C.
F. Dimensions are measured at the lead tips with the leads unconstrained.
G. A visual index feature must be located within the cross-hatched area.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、 TI の販売条件 、 TI の総合的な品質ガイドライン 、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日：2025 年 10 月