

# DS30EA101 0.15 to 3.125 Gbps Adaptive Cable Equalizer

Check for Samples: DS30EA101

## **FEATURES**

- Automatic Equalization of Coaxial and Twisted Pair Cables
- Data Rates from 150 Mbps to 3.125 Gbps
- Supports SD and HD Video Resolutions
- Power Consumption: 115 mW Typical
- Industrial Temperature Range: -40°C to +85°C

#### **APPLICATIONS**

- Cable Extension
- Data Recovery Equalization
- Security and Surveillance

## DESCRIPTION


The DS30EA101 is an adaptive cable equalizer optimized for equalizing data transmitted over copper cables. The equalizer operates over a range of data rates from 150 Mbps to 3.125 Gbps and automatically adapts to equalize signals sent over any cable length from zero meters to lengths that attenuate the signal by 50 dB at 1.5 GHz.

The DS30EA101 allows either single-ended or differential input. This enables equalization of signals over coaxial cables as well as twisted pair cables.

Additional features include an LOS detect and output enable which, when tied together, disable the output when no input signal is present.

The DS30EA101 is powered from a single 2.5V supply and consumes 115 mW (typical). It operates over the full industrial temperature range of -40°C to +85°C and is available in a 4 x 4 mm 16-pin WQFN package.

## **Typical Application**




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



## **Connection Diagram**



The exposed die attach pad is a negative electrical terminal for this device. It should be connected to the negative power supply voltage.

Figure 1. 16-Pin WQFN Package See Package Number RUM0016A

## **PIN DESCRIPTIONS**

Pin	Name	I/O, Type	Description
1	V <sub>EE</sub>	Ground	Negative power supply (ground).
2	IN+	I, Data	Non-inverting input.
3	IN-	I, Data	Inverting input.
4	V <sub>EE</sub>	Ground	Negative power supply (ground).
5	DNC	N/A	Do not connect – leave open.
6	DNC	N/A	Do not connect – leave open.
7	V <sub>EE</sub>	Ground	Negative power supply (ground).
8	V <sub>EE</sub>	Ground	Negative power supply (ground).
9	V <sub>EE</sub>	Ground	Negative power supply (ground).
10	OUT-	O, LVDS	Inverting output.
11	OUT+	O, LVDS	Non-inverting output.
12	V <sub>EE</sub>	Ground	Negative power supply (ground).
13	$V_{CC}$	Power	Positive power supply (+2.5V).
14	ĒN	I, LVCMOS	Output enable. LOS may be tied to this pin to inhibit the output when no input signal is present. This pin has an internal pulldown.  H = Outputs disabled.  L = Outputs enabled.
15	LOS	O, LVCMOS	Loss of signal.  H = No input signal detected.  L = Input signal detected.
16	V <sub>CC</sub>	Power	Positive power supply (+2.5V).
DAP	V <sub>EE</sub>	Ground	Connect exposed DAP to negative power supply (ground).



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Submit Documentation Feedback

www.ti.com

# Absolute Maximum Ratings(1)

Supply Voltage	3.1V
Input Voltage (all inputs)	-0.3V to $V_{CC}$ +0.3V
Storage Temperature Range	−65°C to +150°C
Junction Temperature	+125°C
Package Thermal Resistance $\theta_{JA}$ 16-pin WQFN $\theta_{JC}$ 16-pin WQFN	+40°C/W +6°C/W
ESD Rating (HBM)	≥±6 kV
ESD Rating (MM)	≥±300V
ESD Rating (CDM)	≥±2 kV

<sup>(1) &</sup>quot;Absolute Maximum Ratings" indicate limits beyond which damage to the device my occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions.

**Recommended Operating Conditions** 

Supply Voltage (V <sub>CC</sub> )	2.5V ±5%
Input Coupling Capacitance	1.0 µF
Operating Free Air Temperature (T <sub>A</sub> )	-40°C to +85°C

### **DC Electrical Characteristics**

Over recommended supply voltage and operating temperature ranges, unless otherwise specified. (1)(2)

	Parameter	Test Conditions	Reference	Min	Тур	Max	Units	
V <sub>IN</sub>	Input Voltage	0m cable length	IN+, IN-	720	800	880	$mV_{P-P}$	
V <sub>SS</sub>	Steady State Differential Output Voltage	100Ω load, Figure 2	OUT+, OUT-	500	700	900	mV <sub>P-P</sub>	
V <sub>OD</sub>	Differential Output Voltage			250	350	450	mV	
$\Delta V_{OD}$	Change in Magnitude of V <sub>OD</sub> for Complimentary Output States					50	mV	
Vos	Offset Voltage			1.1	1.2	1.35	V	
ΔV <sub>OS</sub>	Change in Magnitude of V <sub>OS</sub> for Complimentary Output States					50	mV	
los	Output Short Circuit Current					30	mA	
V <sub>IH</sub>	Input Voltage High Level		ĒN	1.7		V <sub>CC</sub>	V	
V <sub>IL</sub>	Input Voltage Low Level			V <sub>EE</sub>		0.7	V	
V <sub>OH</sub>	Output Voltage High Level	I <sub>OH</sub> = -2 mA	LOS	2.0			V	
V <sub>OL</sub>	Output Voltage Low Level	I <sub>OL</sub> = +2 mA				0.2	V	
Icc	Supply Current				45	65	mA	

<sup>(1)</sup> The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.

Product Folder Links: DS30EA101

<sup>(2)</sup> Typical values represent most likely parametric norms at V<sub>CC</sub> = +2.5V, T<sub>A</sub> = +25°C, and at the Recommended Operating Conditions at the time of product characterization and are not ensured.



#### **AC Electrical Characteristics**

Over recommended supply voltage and operating temperature ranges, unless otherwise specified. (1)(2)

	Parameter	Test Conditions	Reference	Min	Тур	Max	Units
DR <sub>IN</sub>	Input Data Rate		IN+, IN-	150		3125	Mbps
t <sub>JIT</sub> Total Jitter at BER 10 <sup>-12</sup> (3)		3.125 Gbps, 0-10 meters CAT6			0.35		UI
		2.5 Gbps, 0-25 meters CAT6			0.35		UI
		1.5 Gbps, 0-50 meters CAT6			0.35		U
		3.125 Gbps, 0-100 meters RG59			0.3		U
		2.5 Gbps, 0-110 meters RG59			0.35		UI
		1.5 Gbps, 0-120 meters RG59			0.2		UI
t <sub>TLH</sub>	Transition Time Low to High	20% - 80%, 100Ω load, <sup>(4)</sup> ,	OUT+, OUT-		90	130	ps
t <sub>THL</sub>	Transition Time High to Low	Figure 2			90	130	ps

- The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.
- Typical values represent most likely parametric norms at V<sub>CC</sub> = +2.5V, T<sub>A</sub> = +25°C, and at the Recommended Operating Conditions at
- the time of product characterization and are not ensured.

  The total jitter at BER 10<sup>-12</sup> is calculated as DJ + (14 x RJ), where DJ is deterministic jitter and RJ is random jitter. The jitter is expressed as a portion of the unit interval (UI). The UI is the reciprocal of the data rate.
- Specification is ensured by characterization and is not tested in production.

### TIMING DIAGRAMS




Figure 2. LVDS Output Voltage, Offset, and Timing Parameters

Submit Documentation Feedback



#### **DEVICE OPERATION**

The DS30EA101 equalizes data transmitted over copper cables. It automatically adjusts its gain to reverse the effects of the cable loss and restore the original signal. For proper operation, the launch amplitude of the signal going into the cable (the signal amplitude prior to the cable attenuation) must be set appropriately. If the signal is single-ended, its single-ended amplitude must be 800 mV<sub>P-P</sub>  $\pm 10\%$ . If the signal is differential, its differential amplitude must be 800 mV<sub>P-P</sub>  $\pm 10\%$  (400 mV<sub>P-P</sub> single-ended).

#### INPUT INTERFACING

The DS30EA101 accepts either differential or single-ended input. The input must be AC coupled. Figure 3 and Figure 4 show the typical configurations for differential input and single-ended input, respectively. For single-ended input, the unused input must be properly terminated as shown.

## **OUTPUT INTERFACING**

The DS30EA101 output signals (OUT+ and OUT- ) are internally terminated  $100\Omega$  LVDS outputs. These outputs can be DC coupled to most common differential receivers.

#### LOS AND EN

LOS indicates the loss of signal at the DS30EA101 input. LOS is high when no input signal is present and low when a valid input signal is detected.

EN can be used to manually disable or enable the OUT+ and OUT- output signals. Applying a high input to EN will disable the DS30EA101 outputs by forcing the output to a logic 1, and applying a low input to EN will force the outputs to be active. EN has an internal pulldown to enable the outputs by default.

LOS and  $\overline{\text{EN}}$  may be tied together to automatically disable the DS30EA101 outputs when no input signal is present.

## **APPLICATION INFORMATION**

### **CABLE EXTENDER APPLICATION**

The DS30EA101 together with the DS30BA101 form a cable extender chipset optimized for extending serial data streams from serializer/deseralizer (SerDes) pairs and FPGAs over  $100\Omega$  differential cables and  $75\Omega$  coaxial cables. Setting the correct DS30BA101 output amplitude and proper cable termination are essential for optimal operation. Figure 3 shows the recommended chipset configuration for  $100\Omega$  differential cable and Figure 4 shows the recommended chipset configuration for  $75\Omega$  coaxial cable.




Figure 3. Cable Extender Chipset Application Circuit for  $100\Omega$  Differential Cable

Submit Documentation Feedback






Figure 4. Cable Extender Chipset Application Circuit for 75 $\Omega$  Coaxial Cable





# **REVISION HISTORY**

Changes from Original (April 2013) to Revision A					
•	Changed layout of National Data Sheet to TI format	6			

Product Folder Links: DS30EA101



# **PACKAGE OPTION ADDENDUM**

10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
DS30EA101SQ/NOPB	ACTIVE	WQFN	RUM	16	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	30EA101	Samples
DS30EA101SQE/NOPB	ACTIVE	WQFN	RUM	16	250	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	30EA101	Samples
DS30EA101SQX/NOPB	ACTIVE	WQFN	RUM	16	4500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	30EA101	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

10-Dec-2020


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 13-May-2024

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS30EA101SQ/NOPB	WQFN	RUM	16	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
DS30EA101SQE/NOPB	WQFN	RUM	16	250	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
DS30EA101SQX/NOPB	WQFN	RUM	16	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1



www.ti.com 13-May-2024




## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS30EA101SQ/NOPB	WQFN	RUM	16	1000	208.0	191.0	35.0
DS30EA101SQE/NOPB	WQFN	RUM	16	250	208.0	191.0	35.0
DS30EA101SQX/NOPB	WQFN	RUM	16	4500	356.0	356.0	36.0



PLASTIC QUAD FLATPACK - NO LEAD




### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated