

# ISO7710-Q1 高速、堅牢な EMC 強化型 1 チャネル デジタル アイスレータ

## 1 特長

- 車載アプリケーション認定済み
- 下記の内容で AEC-Q100 認定済み:
  - デバイス温度グレード 1:動作時周囲温度範囲 -40°C~125°C
  - デバイス HBM ESD 分類レベル 3A
  - デバイス CDM ESD 分類レベル C6
- 機能安全対応
  - 機能安全システムの設計に役立つ資料を利用可能
- 100Mbps のデータレート
- 堅牢な絶縁バリア:
  - 1500V<sub>RMS</sub> の動作電圧で 30 年を超える予測寿命
  - 最高 5000V<sub>RMS</sub> の絶縁定格
  - 最高 12.8kV のサージ耐量
  - CMTI: ±100kV/μs (代表値)
- 幅広い電源電圧範囲: 2.25V~5.5V
- 2.25V から 5.5V への電圧レベル変換
- デフォルト出力が HIGH (ISO7710) と LOW (ISO7710F) のオプション
- 低消費電力: 1.7mA (標準値、1Mbps 時)
- 小さい伝搬遅延: 標準値 11ns (5V 電源)
- 堅牢な電磁両立性 (EMC)
  - システムレベルでの ESD、EFT、サージ耐性
  - 絶縁バリアの両側で ±8kV の IEC 61000-4-2 接触放電保護
  - 低い放射
- パッケージはワイド SOIC (DW-16) およびナロー SOIC (D-8) を選択可能
- 安全関連認証
  - DIN EN IEC 60747-17 (VDE 0884-17) に準拠した強化絶縁
  - UL 1577 部品認定プログラム
  - IEC 62368-1、IEC 61010-1、IEC 60601-1、GB 4943.1 認定

## 2 アプリケーション

- ハイブリッド、電気自動車、およびパワートレイン システム (EV/HEV)
  - バッテリ管理システム (BMS)
  - オンボード チャージャ
  - トラクション インバータ
  - DC/DC コンバータ
  - インバータおよびモータ制御

## 3 概要

ISO7710-Q1 デバイスは、高性能の 1 チャネル デジタル アイスレータであり、UL 1577 準拠で 5000V<sub>RMS</sub> (DW パッケージ) および 3000V<sub>RMS</sub> (D パッケージ) の絶縁定格を備えています。デバイスは VDE、TUV、CSA、CQC 認定も取得しています。


ISO7710-Q1 デバイスは電磁気耐性が高く、エミッションが少なく、低消費電力を実現し、CMOS または LVCMOS デジタル I/O が絶縁されています。この絶縁チャンネルにはロジック入力および出力バッファがあり、二重の容量性二酸化ケイ素 (SiO<sub>2</sub>) 絶縁バリアによって分離されています。入力電力または入力信号が失われた場合のデフォルト出力は、接尾辞 F のないデバイスでは HIGH、接尾辞 F のあるデバイスでは LOW です。詳細は「[デバイスの機能モード](#)」のセクションを参照してください。

このデバイスを絶縁電源と組み合わせて使用することで、CAN、LIN などのデータバスやその他の回路のノイズ電流がローカル グランドに入り込む、あるいはノイズに敏感な回路に干渉するまたは損傷を与える、といったことを防止できます。ISO7710-Q1 デバイスは、独創的なチップ設計およびレイアウト技法により電磁気互換性が大幅に強化されているため、システムレベルの ESD、EFT、サージ、および放射のコンプライアンスを容易に達成できます。ISO7710-Q1 デバイスには、ワイド ボディ (DW) の 16 ピン SOIC パッケージのものと、ナロー ボディ (D) の 8 ピン SOIC パッケージのものが用意されています。

### パッケージ情報

部品番号	パッケージ (1)	パッケージサイズ (2)	本体サイズ (公称)
ISO7710-Q1	SOIC (D, 16)	4.90mm × 6mm	4.90mm × 3.91mm
	SOIC (DW, 16)	10.30mm × 10.30mm	10.30mm × 7.50mm

- (1) 詳細については、[セクション 28](#) を参照してください。
- (2) パッケージサイズ (長さ × 幅) は公称値で、該当する場合はピンも含まれます。



Copyright © 2019, Texas Instruments Incorporated

### 概略回路図



## Table of Contents

<b>1 特長</b> .....	<b>1</b>	<b>23 Parameter Measurement Information</b> .....	<b>16</b>
<b>2 アプリケーション</b> .....	<b>1</b>	<b>24 Detailed Description</b> .....	<b>17</b>
<b>3 概要</b> .....	<b>1</b>	24.1 Overview.....	17
<b>4 Pin Configuration and Functions</b> .....	<b>3</b>	24.2 Functional Block Diagram.....	17
<b>5 Specifications</b> .....	<b>4</b>	24.3 Feature Description.....	18
<b>6 Absolute Maximum Ratings</b> .....	<b>5</b>	24.4 Device Functional Modes.....	19
<b>7 ESD Ratings</b> .....	<b>5</b>	<b>25 Application and Implementation</b> .....	<b>20</b>
<b>8 Recommended Operating Conditions</b> .....	<b>6</b>	25.1 Application Information.....	20
<b>9 Thermal Information</b> .....	<b>7</b>	25.2 Typical Application.....	20
<b>10 Power Ratings</b> .....	<b>7</b>	25.3 Power Supply Recommendations.....	22
<b>11 Insulation Specifications</b> .....	<b>8</b>	25.4 Layout.....	23
<b>12 Safety-Related Certifications</b> .....	<b>9</b>	<b>26 Device and Documentation Support</b> .....	<b>24</b>
<b>13 Safety Limiting Values</b> .....	<b>10</b>	26.1 Documentation Support.....	24
<b>14 Electrical Characteristics—5-V Supply</b> .....	<b>11</b>	26.2 Related Links.....	24
<b>15 Supply Current Characteristics—5-V Supply</b> .....	<b>11</b>	26.3 ドキュメントの更新通知を受け取る方法.....	24
<b>16 Electrical Characteristics—3.3-V Supply</b> .....	<b>12</b>	26.4 サポート・リソース.....	24
<b>17 Supply Current Characteristics—3.3-V Supply</b> .....	<b>12</b>	26.5 Trademarks.....	24
<b>18 Electrical Characteristics—2.5-V Supply</b> .....	<b>13</b>	26.6 静電気放電に関する注意事項.....	24
<b>19 Supply Current Characteristics—2.5-V Supply</b> .....	<b>13</b>	26.7 用語集.....	24
<b>20 Switching Characteristics—5-V Supply</b> .....	<b>14</b>	<b>27 Revision History</b> .....	<b>25</b>
<b>21 Switching Characteristics—3.3-V Supply</b> .....	<b>14</b>	<b>28 Mechanical, Packaging, and Orderable Information</b> .....	<b>26</b>
<b>22 Switching Characteristics—2.5-V Supply</b> .....	<b>15</b>		

## 4 Pin Configuration and Functions




図 4-1. DW Package 16-Pin SOIC Top View




図 4-2. D Package 8-Pin SOIC Top View

表 4-1. Pin Functions

NAME	PIN NO.		Type	DESCRIPTION
	DW	D		
V <sub>CC1</sub>	3	1, 3	—	Power supply, V <sub>CC1</sub>
V <sub>CC2</sub>	14	8	—	Power supply, V <sub>CC2</sub>
GND1	1, 7	4	—	Ground connection for V <sub>CC1</sub>
GND2	9, 16	5	—	Ground connection for V <sub>CC2</sub>
IN	4	2	I	Input channel
OUT	13	6	O	Output channel
NC	2, 5, 6, 8, 10, 11, 12, 15	7	—	No connect pin; no internal connection

## 5 Specifications

## 6 Absolute Maximum Ratings

See<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC1</sub> , V <sub>CC2</sub>	Supply Voltage <sup>(2)</sup>	-0.5	6	V
V	Voltage at INx, OUTx	-0.5	V <sub>CCX</sub> + 0.5 <sup>(3)</sup>	V
I <sub>O</sub>	Output current	-15	15	mA
T <sub>J</sub>	Junction temperature		150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values
- (3) Maximum voltage must not exceed 6 V.

## 7 ESD Ratings

		VALUE	UNIT
V <sub>ESD</sub>	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>	V
		Charged device model (CDM), per AEC Q100-011	
		Contact discharge per IEC 61000-4-2; Isolation barrier withstand test <sup>(2) (3)</sup>	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.
- (2) IEC ESD strike is applied across the barrier with all pins on each side tied together creating a two-terminal device.
- (3) Testing is carried out in air or oil to determine the intrinsic contact discharge capability of the device.

## 8 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
$V_{CC1}, V_{CC2}$	Supply voltage	2.25		5.5	V
$V_{CC(UVLO+)}$	UVLO threshold when supply voltage is rising		2	2.25	V
$V_{CC(UVLO-)}$	UVLO threshold when supply voltage is falling	1.7	1.8		V
$V_{HYS(UVLO)}$	Supply voltage UVLO hysteresis	100	200		mV
$I_{OH}$	High level output current	$V_{CC2} = 5\text{ V}$		-4	mA
		$V_{CC2} = 3.3\text{ V}$		-2	
		$V_{CC2} = 2.5\text{ V}$		-1	
$I_{OL}$	Low level output current	$V_{CC2} = 5\text{ V}$		4	mA
		$V_{CC2} = 3.3\text{ V}$		2	
		$V_{CC2} = 2.5\text{ V}$		1	
$V_{IH}$	High level Input voltage	$0.7 \times V_{CC1}$		$V_{CC1}$	V
$V_{IL}$	Low level Input voltage	0		$0.3 \times V_{CC1}$	V
$DR^{(1)}$	Data Rate	0		100	Mbps
$T_A$	Ambient temperature	-55	25	125	°C

(1) 100 Mbps is the maximum specified data rate, although higher data rates are possible.

## 9 Thermal Information

THERMAL METRIC <sup>(1)</sup>		ISO7710-Q1		UNIT
		DW (SOIC)	D(SOIC)	
		(16-Pin)	(8-Pin)	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	94.4	146.1	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	57.3	63.1	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	57.1	80.0	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	40.0	9.6	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	56.8	79.0	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	—	—	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note

## 10 Power Ratings

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>ISO7710-Q1</b>						
P <sub>D</sub>	Maximum power dissipation (both sides)	V <sub>CC1</sub> = V <sub>CC2</sub> = 5.5 V, T <sub>J</sub> = 150°C, C <sub>L</sub> = 15 pF, Input a 50-MHz 50% duty cycle square wave			55	mW
P <sub>D1</sub>	Maximum power dissipation (side-1)				13	mW
P <sub>D2</sub>	Maximum power dissipation (side-2)				42	mW

## 11 Insulation Specifications

PARAMETER		TEST CONDITIONS	VALUE		UNIT
			DW-16	D-8	
<b>IEC 60664-1</b>					
CLR	External clearance <sup>(1)</sup>	Shortest terminal-to-terminal distance through air	8	4	mm
CPG	External creepage <sup>(1)</sup>	Shortest terminal-to-terminal distance across the package surface	8	4	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	17	17	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112; UL 746A	>600	>600	V
	Material Group	According to IEC 60664-1	I	I	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 150 V <sub>RMS</sub>	I-IV	I-IV	
		Rated mains voltage ≤ 300 V <sub>RMS</sub>	I-IV	I-III	
		Rated mains voltage ≤ 600 V <sub>RMS</sub>	I-IV	n/a	
		Rated mains voltage ≤ 1000 V <sub>RMS</sub>	I-III	n/a	
<b>DIN EN IEC 60747-17 (VDE 0884-17)<sup>(2)</sup></b>					
V <sub>IORM</sub>	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	2121	637	V <sub>PK</sub>
V <sub>IOWM</sub>	Maximum working isolation voltage	AC voltage; time-dependent dielectric breakdown (TDDB) test, see <a href="#">セクション 25.2.3.1</a>	1500	450	V <sub>RMS</sub>
		DC voltage	2121	637	V <sub>DC</sub>
V <sub>IOTM</sub>	Maximum transient isolation voltage	V <sub>TEST</sub> = V <sub>IOTM</sub> , t = 60 s (qualification); V <sub>TEST</sub> = 1.2 × V <sub>IOTM</sub> , t = 1 s (100% production)	8000	4242	V <sub>PK</sub>
V <sub>IMP</sub>	Maximum impulse voltage <sup>(3)</sup>	Tested in air, 1.2/50-μs waveform per IEC 62368-1	8000	5000	V <sub>PK</sub>
V <sub>IOSM</sub>	Maximum surge isolation voltage <sup>(4)</sup>	V <sub>IOSM</sub> ≥ 1.3 × V <sub>IMP</sub> ; Tested in oil (qualification test), 1.2/50-μs waveform per IEC 62368-1	12800	10000	V <sub>PK</sub>
q <sub>pd</sub>	Apparent charge <sup>(5)</sup>	Method a: After I/O safety test subgroup 2/3, V <sub>ini</sub> = V <sub>IOTM</sub> , t <sub>ini</sub> = 60 s; V <sub>pd(m)</sub> = 1.2 × V <sub>IORM</sub> , t <sub>m</sub> = 10 s	≤ 5	≤ 5	pC
		Method a: After environmental tests subgroup 1, V <sub>ini</sub> = V <sub>IOTM</sub> , t <sub>ini</sub> = 60 s; V <sub>pd(m)</sub> = 1.6 × V <sub>IORM</sub> , t <sub>m</sub> = 10 s	≤ 5	≤ 5	
		Method b: At routine test (100% production) and preconditioning (type test); V <sub>ini</sub> = 1.2 × V <sub>IOTM</sub> , t <sub>ini</sub> = 1 s; V <sub>pd(m)</sub> = 1.875 × V <sub>IORM</sub> (ISO7710), t <sub>m</sub> = 1 s (method b1) or V <sub>pd(m)</sub> = V <sub>ini</sub> , t <sub>m</sub> = t <sub>ini</sub> (method b2)	≤ 5	≤ 5	
C <sub>IO</sub>	Barrier capacitance, input to output <sup>(6)</sup>	V <sub>IO</sub> = 0.4 × sin(2πft), f = 1 MHz	≅0.4	≅0.4	pF
R <sub>IO</sub>	Insulation resistance <sup>(6)</sup>	V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C	> 10 <sup>12</sup>	> 10 <sup>12</sup>	Ω
		V <sub>IO</sub> = 500 V, 100°C ≤ T <sub>A</sub> ≤ 125°C	> 10 <sup>11</sup>	> 10 <sup>11</sup>	
		V <sub>IO</sub> = 500 V at T <sub>S</sub> = 150°C	> 10 <sup>9</sup>	> 10 <sup>9</sup>	
	Pollution degree		2	2	
	Climatic category		55/125/ 21	55/125/ 21	
<b>UL 1577</b>					
V <sub>ISO</sub>	Withstand isolation voltage	V <sub>TEST</sub> = V <sub>ISO</sub> , t = 60 s (qualification); V <sub>TEST</sub> = 1.2 × V <sub>ISO</sub> , t = 1 s (100% production)	5000	3000	V <sub>RMS</sub>

- Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care must be taken to maintain the creepage and clearance distance of a board design to verify that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed circuit board are used to help increase these specifications.
- This coupler is designed for *safe electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- Testing is carried out in air to determine the surge immunity of the package

- (4) Testing is carried out in oil to determine the intrinsic surge immunity of the isolation barrier.
- (5) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (6) All pins on each side of the barrier tied together creating a two-terminal device.

## 12 Safety-Related Certifications

VDE	CSA	UL	CQC	TUV
Certified according to DIN EN IEC 60747-17 (VDE 0884-17)	Certified according to IEC 62368-1 and IEC 60601-1	Certified according to UL 1577 Component Recognition Program	Certified according to GB4943.1	Certified according to EN 61010-1 and EN 62368-1
Maximum transient isolation voltage, 8000 V <sub>PK</sub> (DW-16, Reinforced) and 4242 V <sub>PK</sub> (D-8); Maximum repetitive peak isolation voltage, 2121 V <sub>PK</sub> (DW-16, Reinforced) and 637 V <sub>PK</sub> (D-8); Maximum surge isolation voltage, 12800 V <sub>PK</sub> (DW-16, Reinforced) and 10000 V <sub>PK</sub> (D-8)	Reinforced insulation per CSA 62368-1 and IEC 62368-1, 800 V <sub>RMS</sub> (DW-16) and 400 V <sub>RMS</sub> (D-8) max working voltage (pollution degree 2, material group I); 2 MOPP (Means of Patient Protection) per CSA 60601-1 and IEC 60601-1, 250 V <sub>RMS</sub> (DW-16) max working voltage	DW-16: Single protection, 5000 V <sub>RMS</sub> ; D-8: Single protection, 3000 V <sub>RMS</sub>	DW-16: Reinforced Insulation, Altitude ≤ 5000 m, Tropical Climate, 700 V <sub>RMS</sub> maximum working voltage; D-8: Basic Insulation, Altitude ≤ 5000 m, Tropical Climate, 400 V <sub>RMS</sub> maximum working voltage	5000 V <sub>RMS</sub> (DW-16) and 3000 V <sub>RMS</sub> (D-8) Reinforced insulation per EN 61010-1 up to working voltage of 600 V <sub>RMS</sub> (DW-16) and 300 V <sub>RMS</sub> (D-8) 5000 V <sub>RMS</sub> (DW-16) and 3000 V <sub>RMS</sub> (D-8) Reinforced insulation per EN 62368-1 up to working voltage of 800 V <sub>RMS</sub> (DW-16) and 400 V <sub>RMS</sub> (D-8)
Certificate number: 40040142	Master contract number: 220991	File number: E181974	Certificate numbers: CQC21001304083 (DW-16) CQC15001121656 (D-8)	Client ID number: 77311

### 13 Safety Limiting Values

Safety limiting<sup>(1)</sup> intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>DW-16 PACKAGE</b>					
I <sub>S</sub>	Safety input, output, or supply current	R <sub>θJA</sub> = 94.4°C/W, V <sub>I</sub> = 5.5 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C		241	mA
		R <sub>θJA</sub> = 94.4°C/W, V <sub>I</sub> = 3.6 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C		368	
		R <sub>θJA</sub> = 94.4°C/W, V <sub>I</sub> = 2.75 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C		482	
P <sub>S</sub>	Safety input, output, or total power	R <sub>θJA</sub> = 94.4°C/W, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C		1324	mW
T <sub>S</sub>	Maximum safety temperature			150	°C
<b>D-8 PACKAGE</b>					
I <sub>S</sub>	Safety input, output, or supply current <sup>(1)</sup>	R <sub>θJA</sub> = 146.1°C/W, V <sub>I</sub> = 5.5 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C		156	mA
		R <sub>θJA</sub> = 146.1°C/W, V <sub>I</sub> = 3.6 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C		238	
		R <sub>θJA</sub> = 146.1°C/W, V <sub>I</sub> = 2.75 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C		311	
P <sub>S</sub>	Safety input, output, or total power <sup>(1)</sup>	R <sub>θJA</sub> = 146.1°C/W, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C		856	mW
T <sub>S</sub>	Maximum safety temperature <sup>(1)</sup>			150	°C

- (1) The maximum safety temperature, T<sub>S</sub>, has the same value as the maximum junction temperature, T<sub>J</sub>, specified for the device. The I<sub>S</sub> and P<sub>S</sub> parameters represent the safety current and safety power respectively. The maximum limits of I<sub>S</sub> and P<sub>S</sub> should not be exceeded. These limits vary with the ambient temperature, T<sub>A</sub>.

The junction-to-air thermal resistance, R<sub>θJA</sub>, in the [セクション 9](#) table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

T<sub>J</sub> = T<sub>A</sub> + R<sub>θJA</sub> × P, where P is the power dissipated in the device.

T<sub>J(max)</sub> = T<sub>S</sub> = T<sub>A</sub> + R<sub>θJA</sub> × P<sub>S</sub>, where T<sub>J(max)</sub> is the maximum allowed junction temperature.

P<sub>S</sub> = I<sub>S</sub> × V<sub>I</sub>, where V<sub>I</sub> is the maximum input voltage.

## 14 Electrical Characteristics—5-V Supply

$V_{CC1} = V_{CC2} = 5\text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OH}$	High-level output voltage	$I_{OH} = -4\text{ mA}$ ; see <a href="#">23-1</a>	$V_{CC2} - 0.4$	4.8		V
$V_{OL}$	Low-level output voltage	$I_{OL} = 4\text{ mA}$ ; see <a href="#">23-1</a>		0.2	0.4	V
$V_{IT+(IN)}$	Rising input threshold voltage			$0.6 \times V_{CC1}$	$0.7 \times V_{CC1}$	V
$V_{IT-(IN)}$	Falling input threshold voltage		$0.3 \times V_{CC1}$	$0.4 \times V_{CC1}$		V
$V_{I(HYS)}$	Input threshold voltage hysteresis		$0.1 \times V_{CC1}$	$0.2 \times V_{CC1}$		V
$I_{IH}$	High-level input current	$V_{IH} = V_{CC1}$ at INx			10	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{IL} = 0\text{ V}$ at INx	-10			$\mu\text{A}$
CMTI	Common mode transient immunity	$V_I = V_{CC1}$ or $0\text{ V}$ , $V_{CM} = 1200\text{ V}$ ; see <a href="#">23-3</a>	85	100		kV/ $\mu\text{s}$
$C_i$	Input Capacitance <sup>(1)</sup>	$V_I = V_{CC}/2 + 0.4 \times \sin(2\pi ft)$ , $f = 1\text{ MHz}$ , $V_{CC} = 5\text{ V}$ ;		2		pF

(1) Measured from input pin to same side ground.

## 15 Supply Current Characteristics—5-V Supply

$V_{CC1} = V_{CC2} = 5\text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	SUPPLY CURRENT	MIN	TYP	MAX	UNIT	
<b>ISO7710-Q1</b>							
Supply current - DC signal	$V_I = V_{CC1}$ (ISO7710-Q1), $V_I = 0\text{ V}$ (ISO7710-Q1 with F suffix)	$I_{CC1}$		0.5	1.2	mA	
		$I_{CC2}$		0.6	1.2		
	$V_I = 0\text{ V}$ (ISO7710-Q1), $V_I = V_{CC1}$ (ISO7710-Q1 with F suffix)	$I_{CC1}$		1.6	2.4		
		$I_{CC2}$		0.6	1.2		
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15\text{ pF}$	1 Mbps	$I_{CC1}$		1.1		1.8
			$I_{CC2}$		0.6		1.3
		10 Mbps	$I_{CC1}$		1.1	1.9	
			$I_{CC2}$		1.1	1.9	
		100 Mbps	$I_{CC1}$		1.4	2.3	
			$I_{CC2}$		5.9	7.4	

## 16 Electrical Characteristics—3.3-V Supply

 $V_{CC1} = V_{CC2} = 3.3\text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OH}$	High-level output voltage	$I_{OH} = -2\text{mA}$ ; see <a href="#">23-1</a>	$V_{CC2} - 0.3$	3.2		V
$V_{OL}$	Low-level output voltage	$I_{OL} = 2\text{mA}$ ; see <a href="#">23-1</a>		0.1	0.3	V
$V_{IT+(IN)}$	Rising input threshold voltage			$0.6 \times V_{CC1}$	$0.7 \times V_{CC1}$	V
$V_{IT-(IN)}$	Falling input threshold voltage		$0.3 \times V_{CC1}$	$0.4 \times V_{CC1}$		V
$V_{I(HYS)}$	Input threshold voltage hysteresis		$0.1 \times V_{CC1}$	$0.2 \times V_{CC1}$		V
$I_{IH}$	High-level input current	$V_{IH} = V_{CC1}$ at $INx$			10	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{IL} = 0\text{ V}$ at $INx$	-10			$\mu\text{A}$
CMTI	Common mode transient immunity	$V_I = V_{CC1}$ or $0\text{ V}$ , $V_{CM} = 1200\text{ V}$ ; see <a href="#">23-3</a>	85	100		$\text{kV}/\mu\text{s}$

## 17 Supply Current Characteristics—3.3-V Supply

 $V_{CC1} = V_{CC2} = 3.3\text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS		SUPPLY CURRENT	MIN	TYP	MAX	UNIT
<b>ISO7710-Q1</b>							
Supply current - DC signal	$V_I = V_{CC1}$ (ISO7710-Q1), $V_I = 0\text{ V}$ (ISO7710-Q1 with F suffix)		$I_{CC1}$		0.5	1.2	mA
			$I_{CC2}$		0.6	1.1	
	$V_I = 0\text{ V}$ (ISO7710-Q1), $V_I = V_{CC1}$ (ISO7710-Q1 with F suffix)		$I_{CC1}$		1.6	2.4	
			$I_{CC2}$		0.6	1.2	
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15\text{ pF}$	1 Mbps	$I_{CC1}$		1.1	1.8	
			$I_{CC2}$		0.6	1.2	
		10 Mbps	$I_{CC1}$		1	1.8	
			$I_{CC2}$		1.1	1.7	
		100 Mbps	$I_{CC1}$		1.3	2.1	
			$I_{CC2}$		4.3	5.6	

## 18 Electrical Characteristics—2.5-V Supply

$V_{CC1} = V_{CC2} = 2.5\text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OH}$	High-level output voltage	$I_{OH} = -1\text{mA}$ ; see <a href="#">23-1</a>	$V_{CC2} - 0.2$	2.45		V
$V_{OL}$	Low-level output voltage	$I_{OL} = 1\text{mA}$ ; see <a href="#">23-1</a>		0.05	0.2	V
$V_{IT+(IN)}$	Rising input threshold voltage			$0.6 \times V_{CC1}$	$0.7 \times V_{CC1}$	V
$V_{IT-(IN)}$	Falling input threshold voltage		$0.3 \times V_{CC1}$	$0.4 \times V_{CC1}$		V
$V_{I(HYS)}$	Input threshold voltage hysteresis		$0.1 \times V_{CC1}$	$0.2 \times V_{CC1}$		V
$I_{IH}$	High-level input current	$V_{IH} = V_{CC1}$ at $IN_x$			10	$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{IL} = 0\text{ V}$ at $IN_x$	-10			$\mu\text{A}$
CMTI	Common mode transient immunity	$V_I = V_{CC1}$ or $0\text{ V}$ , $V_{CM} = 1200\text{ V}$ ; see <a href="#">23-3</a>	85	100		$\text{kV}/\mu\text{s}$

## 19 Supply Current Characteristics—2.5-V Supply

$V_{CC1} = V_{CC2} = 2.5\text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	SUPPLY CURRENT	MIN	TYP	MAX	UNIT	
<b>ISO7710-Q1</b>							
Supply current - DC signal	$V_I = V_{CC1}$ (ISO7710-Q1), $V_I = 0\text{ V}$ (ISO7710-Q1 with F suffix)	$I_{CC1}$		0.5	1.2	mA	
		$I_{CC2}$		0.6	1.1		
	$V_I = 0\text{ V}$ (ISO7710-Q1), $V_I = V_{CC1}$ (ISO7710-Q1 with F suffix)	$I_{CC1}$		1.6	2.3		
		$I_{CC2}$		0.6	1.2		
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15\text{ pF}$	1 Mbps	$I_{CC1}$		1.1		1.8
			$I_{CC2}$		0.6		1.2
		10 Mbps	$I_{CC1}$		1.1		1.8
			$I_{CC2}$		0.9		1.5
		100 Mbps	$I_{CC1}$		1.2	2	
			$I_{CC2}$		3.4	4.6	

## 20 Switching Characteristics—5-V Supply

$V_{CC1} = V_{CC2} = 5\text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}, t_{PHL}$	Propagation delay time	See <a href="#">23-1</a>	6	11	17	ns
PWD	Pulse width distortion <sup>(1)</sup> $ t_{PHL} - t_{PLH} $					
$t_{sk(pp)}$	Part-to-part skew time <sup>(2)</sup>					
$t_r$	Output signal rise time	See <a href="#">23-1</a>		1.8	3.9	ns
$t_f$	Output signal fall time					
$t_{DO}$	Default output delay time from input power loss	Measured from the time $V_{CC1}$ goes below 1.7V. See <a href="#">23-2</a>		0.1	0.3	$\mu\text{s}$
$t_{ie}$	Time interval error	$2^{16} - 1$ PRBS data at 100 Mbps		1		ns

(1) Also known as pulse skew.

(2)  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

## 21 Switching Characteristics—3.3-V Supply

$V_{CC1} = V_{CC2} = 3.3\text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}, t_{PHL}$	Propagation delay time	See <a href="#">23-1</a>	6	11	18.5	ns
PWD	Pulse width distortion <sup>(1)</sup> $ t_{PHL} - t_{PLH} $					
$t_{sk(pp)}$	Part-to-part skew time <sup>(2)</sup>					
$t_r$	Output signal rise time	See <a href="#">23-1</a>		0.7	3	ns
$t_f$	Output signal fall time					
$t_{DO}$	Default output delay time from input power loss	Measured from the time $V_{CC1}$ goes below 1.7V. See <a href="#">23-2</a>		0.1	0.3	$\mu\text{s}$
$t_{ie}$	Time interval error	$2^{16} - 1$ PRBS data at 100 Mbps		1		ns

(1) Also known as pulse skew.

(2)  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.


## 22 Switching Characteristics—2.5-V Supply

$V_{CC1} = V_{CC2} = 2.5\text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}, t_{PHL}$	Propagation delay time	See <a href="#">Figure 23-1</a>	7.5	12	21	ns
PWD	Pulse width distortion <sup>(1)</sup> $ t_{PHL} - t_{PLH} $					
$t_{sk(pp)}$	Part-to-part skew time <sup>(2)</sup>				4.6	ns
$t_r$	Output signal rise time	See <a href="#">Figure 23-1</a>		1	3.5	ns
$t_f$	Output signal fall time			1	3.5	ns
$t_{DO}$	Default output delay time from input power loss	Measured from the time $V_{CC1}$ goes below 1.7V. See <a href="#">Figure 23-2</a>		0.1	0.3	$\mu\text{s}$
$t_{ie}$	Time interval error	$2^{16} - 1$ PRBS data at 100 Mbps		1		ns


- (1) Also known as pulse skew.  
 (2)  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

## 23 Parameter Measurement Information




- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns,  $Z_O =$  50 Ω. At the input, 50 Ω resistor is required to terminate Input Generator signal. The 50 Ω resistor is not needed in actual application.
- B.  $C_L =$  15 pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

**23-1. Switching Characteristics Test Circuit and Voltage Waveforms**



- A.  $C_L =$  15 pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .
- B. Power Supply Ramp Rate = 10 mV/ns

**23-2. Default Output Delay Time Test Circuit and Voltage Waveforms**



- A.  $C_L =$  15 pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .


**23-3. Common-Mode Transient Immunity Test Circuit**

## 24 Detailed Description

### 24.1 Overview


The ISO7710-Q1 device has an ON-OFF keying (OOK) modulation scheme to transmit the digital data across a silicon dioxide based isolation barrier. The transmitter sends a high frequency carrier across the barrier to represent one digital state and sends no signal to represent the other digital state. The receiver demodulates the signal after advanced signal conditioning and produces the output through a buffer stage. The device also incorporates advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions due the high frequency carrier and IO buffer switching. The conceptual block diagram of a digital capacitive isolator, [Figure 24-1](#), shows a functional block diagram of a typical channel.

### 24.2 Functional Block Diagram



**Figure 24-1. Conceptual Block Diagram of a Digital Capacitive Isolator**

[Figure 24-2](#) shows a conceptual detail of how the OOK scheme works.



**Figure 24-2. On-Off Keying (OOK) Based Modulation Scheme**

## 24.3 Feature Description

The ISO7710-Q1 device is available in two default output state options to enable a variety of application uses. 表 24-1 lists the device features.

**表 24-1. Device Features**

PART NUMBER	MAXIMUM DATA RATE	CHANNEL DIRECTION	DEFAULT OUTPUT STATE	PACKAGE	RATED ISOLATION <sup>(1)</sup>
ISO7710-Q1	100 Mbps	1 Forward, 0 Reverse	High	DW-16	5000 V <sub>RMS</sub> / 8000 V <sub>PK</sub>
				D-8	3000 V <sub>RMS</sub> / 4242 V <sub>PK</sub>
ISO7710-Q1 with F suffix	100 Mbps	1 Forward, 0 Reverse	Low	DW-16	5000 V <sub>RMS</sub> / 8000 V <sub>PK</sub>
				D-8	3000 V <sub>RMS</sub> / 4242 V <sub>PK</sub>

(1) See the *Safety-Related Certifications* section for detailed isolation ratings.

### 24.3.1 Electromagnetic Compatibility (EMC) Considerations

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances are regulated by international standards such as IEC 61000-4-x and CISPR 22. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the ISO7710-Q1 device incorporates many chip-level design improvements for overall system robustness. Some of these improvements include:

- Robust ESD protection cells for input and output signal pins and inter-chip bond pads.
- Low-resistance connectivity of ESD cells to supply and ground pins.
- Enhanced performance of high voltage isolation capacitor for better tolerance of ESD, EFT and surge events.
- Bigger on-chip decoupling capacitors to bypass undesirable high energy signals through a low impedance path.
- PMOS and NMOS devices isolated from each other by using guard rings to avoid triggering of parasitic SCRs.
- Reduced common mode currents across the isolation barrier by providing purely differential internal operation.

## 24.4 Device Functional Modes

表 24-2 lists the functional modes of ISO7710-Q1 device.

表 24-2. Function Table


$V_{CC1}$ <sup>(1)</sup>	$V_{CC2}$	INPUT (IN) <sup>(3)</sup>	OUTPUT (OUT)	COMMENTS
PU	PU	H	H	Normal Operation: A channel output assumes the logic state of the input.
		L	L	
		Open	Default	Default mode: When IN is open, the corresponding channel output goes to the default logic state. Default is <i>High</i> for ISO7710-Q1 and <i>Low</i> for ISO7710-Q1 with F suffix.
PD	PU	X	Default	Default mode: When $V_{CC1}$ is unpowered, a channel output assumes the logic state based on the selected default option. Default is <i>High</i> for ISO7710-Q1 and <i>Low</i> for ISO7710-Q1 with F suffix. When $V_{CC1}$ transitions from unpowered to powered-up, a channel output assumes the logic state of the input. When $V_{CC1}$ transitions from powered-up to unpowered, channel output assumes the selected default state.
X	PD	X	Undetermined	When $V_{CC2}$ is unpowered, a channel output is undetermined <sup>(2)</sup> . When $V_{CC2}$ transitions from unpowered to powered-up, a channel output assumes the logic state of the input

(1) PU = Powered up ( $V_{CC} \geq 2.25$  V); PD = Powered down ( $V_{CC} \leq 1.7$  V); X = Irrelevant; H = High level; L = Low level

(2) The outputs are in undetermined state when  $1.7$  V <  $V_{CC1}$ ,  $V_{CC2}$  <  $2.25$  V.

(3) A strongly driven input signal can weakly power the floating  $V_{CC}$  using an internal protection diode and cause undetermined output.

### 24.4.1 Device I/O Schematics



Copyright © 2016, Texas Instruments Incorporated

図 24-3. Device I/O Schematics

## 25 Application and Implementation

### 注


以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくこととなります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 25.1 Application Information

The ISO7710-Q1 device is a high-performance, single-channel digital isolator. The device uses single-ended CMOS-logic switching technology. The supply voltage range is from 2.25 V to 5.5 V for both supplies,  $V_{CC1}$  and  $V_{CC2}$ . When designing with digital isolators, keep in mind that because of the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is,  $\mu\text{C}$  or UART), and a data converter or a line transceiver, regardless of the interface type or standard.

### 25.2 Typical Application

The ISO7710-Q1 device can be used with Texas Instruments' mixed signal microcontroller, CAN transceiver, transformer driver, and low-dropout voltage regulator to create an Isolated CAN Interface as shown below.



Copyright © 2017, Texas Instruments Incorporated

図 25-1. Isolated CAN Interface

### 25.2.1 Design Requirements

To design with this device, use the parameters listed in 表 25-1.

表 25-1. Design Parameters

PARAMETER	VALUE
Supply voltage, $V_{CC1}$ and $V_{CC2}$	2.25 V to 5.5 V
Decoupling capacitor between $V_{CC1}$ and GND1	0.1 $\mu$ F
Decoupling capacitor from $V_{CC2}$ and GND2	0.1 $\mu$ F

### 25.2.2 Detailed Design Procedure

Unlike optocouplers, which require components to improve performance, provide bias, or limit current, the ISO7710-Q1 device only requires two external bypass capacitors to operate.




図 25-2. Typical ISO7710-Q1 Circuit Hook-up

### 25.2.3 Application Curve

The following typical eye diagram of the ISO7710-Q1 device indicates low jitter and wide open eye at the maximum data rate of 100 Mbps.





図 25-3. ISO7710-Q1 Eye Diagram at 100 Mbps PRBS, 5-V Supplies and 25°C

#### 25.2.3.1 Insulation Lifetime


Insulation lifetime projection data is collected by using industry-standard Time Dependent Dielectric Breakdown (TDDB) test method. In this test, all pins on each side of the barrier are tied together creating a two-terminal device and high voltage applied between the two sides; See 図 25-4 for TDDB test setup. The insulation breakdown data is collected at various high voltages switching at 60 Hz over temperature. For reinforced insulation, VDE standard requires the use of TDDB projection line with failure rate of less than 1 part per million

(ppm). Even though the expected minimum insulation lifetime is 20 years at the specified working isolation voltage, VDE reinforced certification requires additional safety margin of 20% for working voltage and 50% for lifetime which translates into minimum required insulation lifetime of 30 years at a working voltage that's 20% higher than the specified value.

☒ 25-5 shows the intrinsic capability of the isolation barrier to withstand high voltage stress over the lifetime of the device. Based on the TDDB data, the intrinsic capability of the insulation is 1500 V<sub>RMS</sub> with a lifetime of 36 years. Other factors, such as package size, pollution degree, material group, and more, can further limit the working voltage of the component. The working voltage of DW-16 package is specified up to 1500 V<sub>RMS</sub> and D-8 package up to 450 V<sub>RMS</sub>. At the lower working voltages, the corresponding insulation lifetime is much longer than 36 years.



☒ 25-4. Test Setup for Insulation Lifetime Measurement



☒ 25-5. Insulation Lifetime Projection Data

### 25.3 Power Supply Recommendations

To help provide reliable operation at data rates and supply voltages, a 0.1- $\mu$ F bypass capacitor is recommended at the input and output supply pins ( $V_{CC1}$  and  $V_{CC2}$ ). The capacitors must be placed as close to the supply pins

as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as Texas Instruments' [SN6501-Q1](#). For such applications, detailed power supply design and transformer selection recommendations are available in [SN6501-Q1 Transformer Driver for Isolated Power Supplies](#).

## 25.4 Layout

### 25.4.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see [Figure 25-6](#)). Layer stacking must be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of via inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in<sup>2</sup>.
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links typically have margin to tolerate discontinuities such as vias.


If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep the planes symmetrical. This design makes the stack mechanically stable and prevents warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, refer to the [Digital Isolator Design Guide](#).

#### 25.4.1.1 PCB Material

For digital circuit boards operating at less than 150 Mbps, (or rise and fall times greater than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over cheaper alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.

#### 25.4.2 Layout Example



**Figure 25-6. Layout Example**

## 26 Device and Documentation Support

### 26.1 Documentation Support

#### 26.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [Digital Isolator Design Guide](#), application note
- Texas Instruments, [Isolation Glossary](#), application note
- Texas Instruments, [How to use isolation to improve ESD, EFT, and Surge immunity in industrial systems](#), analog design journal
- Texas Instruments, [SN6501-Q1 Transformer Driver for Isolated Power Supplies](#), data sheet
- Texas Instruments, [SN65HVD231Q Automotive 3.3-V CAN Transceiver](#), data sheet
- Texas Instruments, [TPS76333-Q1 Low-Power 150-mA Low-Dropout Linear Regulators](#), data sheet
- Texas Instruments, [TMS320F28035PAGQ Piccolo™ Microcontrollers](#), data sheet

### 26.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

### 26.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[www.tij.co.jp](http://www.tij.co.jp) のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

### 26.4 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

### 26.5 Trademarks

Piccolo™ is a trademark of Texas Instruments.

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 26.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。


### 26.7 用語集

[テキサス・インスツルメンツ用語集](#)


この用語集には、用語や略語の一覧および定義が記載されています。

## 27 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision B (October 2020) to Revision C (December 2024)	Page
ドキュメント全体を通して標準名を以下のように変更: 「DIN V VDE V 0884-11:2017-01」から「DIN EN IEC 60747-17 (VDE 0884-17)」.....	1
ドキュメント全体を通して、IEC/EN/CSA 60950-1 規格への参照を削除.....	1
ドキュメント全体を通して、すべての標準名から標準リビジョンおよび年への参照を削除.....	1
ドキュメント全体にわたって表、図、相互参照の採番方法を更新.....	1
Added "Contact discharge per IEC 61000-4-2" specification of 8000V .....	5
Changed "Signaling rate" to "Data rate" and added table note.....	6
Updated maximum power dissipation in the power ratings section.....	7
Updated distance through isolation, while maintaining other insulation specifications.....	8
Updated DW-16 package $V_{IORM}$ and $V_{IOWM}$ values.....	8
Added TDDB figure reference to $V_{IOWM}$ .....	8
Updated $V_{IOSM}$ , $V_{IOTM}$ , $q_{pd}$ test conditions.....	8
Updated maximum total current consumption values throughout the supply current characteristics sections.....	11
Updated maximum propagation delay specifications throughout the switching characteristics sections.....	14
Updated TDDB plot and the projected lifetime.....	21
Changed working voltage lifetime margin from: 87.5% to: 50%, minimum required insulation lifetime from: 37.5 years to: 30 years and insulation lifetime per TDDB from: 135 years to: 169 years per DIN EN IEC 60747-17 (VDE 0884-17).....	21
Changed  25-5 per DIN EN IEC 60747-17 (VDE 0884-17).....	21

Changes from Revision A (April 2020) to Revision B (October 2020)	Page
「セクション 1」に機能安全の箇条書き項目を追加.....	1
Added D-8 values for TUV.....	9

Changes from Revision * (March 2017) to Revision A (April 2020)	Page
ドキュメント全体を通して編集上および体裁上の変更を実施.....	1
以下のように変更: 「絶縁バリアの寿命: 40 年超」から「1500V <sub>RMS</sub> の動作電圧で 100 年を超える予測寿命」(セクション 1).....	1
セクション 1 に「最大 5000V <sub>RMS</sub> の絶縁定格」を追加.....	1
セクション 1 に「最大 12.8kV のサージ耐量」を追加.....	1
セクション 1 に「絶縁バリアの両側で ±8kV の IEC 61000-4-2 接触放電保護」を追加.....	1
以下のように変更: 「DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 準拠の VDE 強化絶縁」から「DIN VDE V 0884-11:2017-01 準拠の VDE 強化絶縁」(セクション 1).....	1
セクション 1 で CSA、CQC、TUV の箇条書き項目を、標準名による 1 つの箇条書き項目に統合.....	1
セクション 1 で、「DW-16 パッケージの VDE、UL、CSA、TUV 認定は完了、他のすべての認定は計画中」項目を削除.....	1
「セクション 2」セクションのアプリケーション一覧を更新.....	1
「概略回路図」を、単一の絶縁コンデンサの代わりに、直列の 2 つの絶縁コンデンサを示すよう更新.....	1
Added Climatic category.....	8
Updated CSA column and changed DW package to (DW-16).....	9
Changed $t_{ie}$ TYP value from 1.5 to 1 in Switching Characteristics tables throughout the document.....	14
Corrected ground symbols for "Input (Devices with F suffix)" in セクション 24.4.1 .....	19
Fixed  25-2 INPUT wire connection .....	21

---

- Added [セクション 25.2.3.1](#) sub-section under [セクション 25.2.3](#) section ..... 21
- Added '*How to use isolation to improve ESD, EFT, and Surge immunity in industrial systems*' to [セクション 26.1](#) section ..... 24

---

## 28 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">ISO7710FQDRQ1</a>	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	(7710F, 7710FQ)
ISO7710FQDRQ1.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	(7710F, 7710FQ)
<a href="#">ISO7710FQDWRQ1</a>	Active	Production	SOIC (DW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	(ISO7710F, ISO7710FQ)
ISO7710FQDWRQ1.A	Active	Production	SOIC (DW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	(ISO7710F, ISO7710FQ)
<a href="#">ISO7710QDRQ1</a>	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	(7710, 7710Q)
ISO7710QDRQ1.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	(7710, 7710Q)
<a href="#">ISO7710QDWRQ1</a>	Active	Production	SOIC (DW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	(ISO7710, ISO7710Q)
ISO7710QDWRQ1.A	Active	Production	SOIC (DW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	(ISO7710, ISO7710Q)

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF ISO7710-Q1 :**

- Catalog : [ISO7710](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product


**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7710FQDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7710FQDWRQ1	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7710QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7710QDWRQ1	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7710FQDRQ1	SOIC	D	8	2500	353.0	353.0	32.0
ISO7710FQDWRQ1	SOIC	DW	16	2000	353.0	353.0	32.0
ISO7710QDRQ1	SOIC	D	8	2500	353.0	353.0	32.0
ISO7710QDWRQ1	SOIC	DW	16	2000	353.0	353.0	32.0

## GENERIC PACKAGE VIEW


**DW 16**

**SOIC - 2.65 mm max height**

7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.




4224780/A



# DW0016B

# PACKAGE OUTLINE SOIC - 2.65 mm max height

SOIC



4221009/B 07/2016

### NOTES:


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MS-013.

# EXAMPLE BOARD LAYOUT


DW0016B

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE  
SCALE:4X



SOLDER MASK DETAILS

4221009/B 07/2016

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DW0016B

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



D0008A

# PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

### NOTES:


1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed  $.006$  [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

# EXAMPLE BOARD LAYOUT


D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日 : 2025 年 10 月