

LM5018 100V、300mA、コンスタント・オンタイム方式同期整流降圧 / Fly-Buck[™] レギュレータ

1 特長

- 7.5V～100V の広い入力電圧範囲
- 300mA のハイサイドおよびローサイド・スイッチを内蔵
- ショットキー不要
- コンスタント・オンタイム制御
- ループ補償が不要
- 超高速の過渡応答
- ほぼ一定の動作周波数
- インテリジェントなピーク電流制限
- 出力電圧を 1.225V 以上で調整可能
- 2% の高精度帰還基準電圧
- 周波数を最大 1MHz まで調整可能
- 可変の低電圧誤動作防止
- リモート・シャットダウン
- サーマル・シャットダウン
- パッケージ:
 - WSO8-8
 - SO PowerPAD[™]-8
- WEBENCH[®] Power Designer** により、LM5018 を使用するカスタム設計を作成

2 アプリケーション

- スマート電力メータ
- 遠隔通信システム
- 自動車用エレクトロニクス
- 絶縁型バイアス電源 (Fly-Buck[™])

3 概要

LM5018 は 100V、300mA の同期整流降圧型レギュレータで、ハイサイドとローサイドの MOSFET が内蔵されています。LM5018 に採用されているコンスタント・オンタイム (COT) 制御方式はループ補償が必要なく、過渡応答が非常に優れており、非常に高い降圧率を実現できます。オンタイムは入力電圧に反比例して変化し、入力電圧範囲の全体にわたって、周波数はほぼ一定に維持されます。高電圧のスタートアップ・レギュレータにより、IC の内部動作および内蔵ゲート・ドライバ用にバイアス電力が供給されます。


ピーク電流制限回路により、過負荷状態から保護します。低電圧誤動作防止 (UVLO) 回路は、入力低電圧スレッシュホールドとヒステリシスを別々にプログラム可能です。その他の保護機能として、サーマル・シャットダウンとバイアス電源低電圧誤動作防止が搭載されています。

LM5018 デバイスは、WSO8-8 および SO PowerPAD-8 プラスチック・パッケージで供給されます。

製品情報

部品番号	パッケージ ⁽¹⁾	本体サイズ (公称)
LM5018	SO PowerPAD (8)	4.89mm × 3.90mm
	WSO8 (8)	4.00mm × 4.00mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。



代表的なアプリケーション



Table of Contents

1 特長	1	8 Application and Implementation	15
2 アプリケーション	1	8.1 Application Information.....	15
3 概要	1	8.2 Typical Applications.....	15
4 Revision History	2	9 Power Supply Recommendations	26
5 Pin Configuration and Functions	3	10 Layout	27
6 Specifications	4	10.1 Layout Guidelines.....	27
6.1 Absolute Maximum Ratings.....	4	10.2 Layout Example.....	27
6.2 ESD Ratings.....	4	11 Device and Documentation Support	28
6.3 Recommended Operating Conditions.....	4	11.1 Device Support.....	28
6.4 Thermal Information.....	4	11.2 Documentation Support.....	28
6.5 Electrical Characteristics.....	5	11.3 Receiving Notification of Documentation Updates..	28
6.6 Timing Requirements.....	5	11.4 サポート・リソース.....	28
6.7 Typical Characteristics.....	7	11.5 Trademarks.....	28
7 Detailed Description	9	11.6 Electrostatic Discharge Caution.....	28
7.1 Overview.....	9	11.7 Glossary.....	29
7.2 Functional Block Diagram.....	9	12 Mechanical, Packaging, and Orderable Information	29
7.3 Feature Description.....	9		
7.4 Device Functional Modes.....	14		

4 Revision History

Changes from Revision H (November 2017) to Revision I (August 2021)	Page
• 文書全体にわたって表、図、相互参照の採番方法を更新.....	1
• タイトルに「同期 Fly-Buck」を追加.....	1
• アプリケーションの箇条書きにハイパーリンクを追加.....	1
Changes from Revision G (October 2015) to Revision H (November 2017)	Page
• WEBENCH のリンクをデータシートに追加.....	1
• Deleted lead temperature from the <i>Absolute Maximum Ratings</i> table.....	4

5 Pin Configuration and Functions




图 5-1. DDA Package 8-Pin SO PowerPAD Top View




图 5-2. NGU Package 8-Pin WSON Top View

表 5-1. Pin Functions

PIN		I/O	DESCRIPTION	APPLICATION INFORMATION
NO.	NAME			
1	RTN	—	Ground	Ground connection of the integrated circuit
2	VIN	I	Input Voltage	Operating input range is 7.5 V to 100 V.
3	UVLO	I	Input Pin of Undervoltage Comparator	Resistor divider from V_{IN} to UVLO to GND programs the undervoltage detection threshold. An internal current source is enabled when UVLO is above 1.225 V to provide hysteresis. When UVLO pin is pulled below 0.66 V externally, the parts goes in shutdown mode.
4	RON	I	On-Time Control	A resistor between this pin and V_{IN} sets the switch on-time as a function of V_{IN} . Minimum recommended on-time is 100 ns at max input voltage.
5	FB	I	Feedback	This pin is connected to the inverting input of the internal regulation comparator. The regulation level is 1.225 V.
6	VCC	O	Output From the Internal High Voltage Series Pass Regulator. Regulated at 7.6 V	The internal V_{CC} regulator provides bias supply for the gate drivers and other internal circuitry. A 1.0- μ F decoupling capacitor is recommended.
7	BST	I	Bootstrap Capacitor	An external capacitor is required between the BST and SW pins (0.01- μ F ceramic). The BST pin capacitor is charged by the V_{CC} regulator through an internal diode when the SW pin is low.
8	SW	O	Switching Node	Power switching node. Connect to the output inductor and bootstrap capacitor.
—	EP	—	Exposed Pad	Exposed pad must be connected to RTN pin. Connect to system ground plane on application board for reduced thermal resistance.

6 Specifications

6.1 Absolute Maximum Ratings

	MIN ⁽¹⁾	MAX	UNIT
V _{IN} , UVLO to RTN	−0.3	100	V
SW to RTN	−1.5	V _{IN} + 0.3	V
SW to RTN (100 ns transient)	−5	V _{IN} + 0.3	V
BST to V _{CC}		100	V
BST to SW		13	V
R _{ON} to RTN	−0.3	100	V
V _{CC} to RTN	−0.3	13	V
FB to RTN	−0.3	5	V
Maximum junction temperature ⁽²⁾		150	°C
Storage temperature range, T _{slg}	−55	150	°C

- (1) *Absolute Maximum Ratings* are limits beyond which damage to the device may occur. セクション 6.3 are conditions under which operation of the device is intended to be functional. For verified specifications and test conditions, see the セクション 6.5. The RTN pin is the GND reference electrically connected to the substrate.
- (2) High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C

6.2 ESD Ratings

	VALUE	UNIT
V _(ESD) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±750

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
V _{IN} voltage	7.5	100	V
Operating junction temperature ⁽²⁾	−40	125	°C

- (1) *Recommended Operating Conditions* are conditions under the device is intended to be functional. For specifications and test conditions, see セクション 6.5.
- (2) High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

6.4 Thermal Information

THERMAL METRICS ⁽¹⁾		LM5018		UNIT
		NGU (WSO)	DDA (SO PowerPAD)	
		8 PINS	8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	41.3	41.1	°C/W
R _{θJCb}	Junction-to-case (bottom) thermal resistance	3.2	2.4	°C/W
Ψ _{JB}	Junction-to-board thermal characteristic parameter	19.2	24.4	°C/W
R _{θJB}	Junction-to-board thermal resistance	19.1	30.6	°C/W
R _{θJCtop}	Junction-to-case (top) thermal resistance	34.7	37.3	°C/W
Ψ _{JT}	Junction-to-top thermal characteristic parameter	0.3	6.7	°C/W

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report (SPRA953).

6.5 Electrical Characteristics

Typical values correspond to $T_J = 25^\circ\text{C}$. Minimum and maximum limits apply over -40°C to 125°C junction temperature range, unless otherwise stated. $V_{IN} = 48\text{ V}$ unless otherwise stated. See ⁽¹⁾.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{CC} SUPPLY						
V _{CC} Reg	V _{CC} Regulator Output	$V_{IN} = 48\text{ V}$, $I_{CC} = 20\text{ mA}$	6.25	7.6	8.55	V
	V _{CC} Current Limit	$V_{IN} = 48\text{ V}$ ⁽²⁾	26			mA
	V _{CC} Undervoltage Lockout Voltage (V _{CC} increasing)		4.15	4.5	4.9	V
	V _{CC} Undervoltage Hysteresis			300		mV
	V _{CC} Drop Out Voltage	$V_{IN} = 9\text{ V}$, $I_{CC} = 20\text{ mA}$		2.3		V
	I _{IN} Operating Current	Nonswitching, FB = 3 V		1.75		mA
	I _{IN} Shutdown Current	UVLO = 0 V		50	225	μA
SWITCH CHARACTERISTICS						
	Buck Switch R _{DS(ON)}	$I_{TEST} = 200\text{ mA}$, BST-SW = 7 V		0.8	1.8	Ω
	Synchronous R _{DS(ON)}	$I_{TEST} = 200\text{ mA}$		0.45	1	Ω
	Gate Drive UVLO	V _{BST} – V _{SW} Rising	2.4	3	3.6	V
	Gate Drive UVLO Hysteresis			260		mV
CURRENT LIMIT						
	Current Limit Threshold		390	575	750	mA
	Current Limit Response Time	Time to Switch Off		150		ns
	OFF-Time Generator (Test 1)	FB = 0.1 V, $V_{IN} = 48\text{ V}$		12		μs
	OFF-Time Generator (Test 2)	FB = 1.0 V, $V_{IN} = 48\text{ V}$		2.5		μs
REGULATION AND OVERVOLTAGE COMPARATORS						
	FB Regulation Level	Internal Reference Trip Point for Switch ON	1.2	1.225	1.25	V
	FB Overvoltage Threshold	Trip Point for Switch OFF		1.62		V
	FB Bias Current			60		nA
UNDERVOLTAGE SENSING FUNCTION						
	UV Threshold	UV Rising	1.19	1.225	1.26	V
	UV Hysteresis Input Current	UV = 2.5 V	–10	–20	–29	μA
	Remote Shutdown Threshold	Voltage at UVLO Falling	0.32	0.66		V
	Remote Shutdown Hysteresis			110		mV
THERMAL SHUTDOWN						
T _{sd}	Thermal Shutdown Temperature			165		°C
	Thermal Shutdown Hysteresis			20		°C

- (1) All hot and cold limits are specified by correlating the electrical characteristics to process and temperature variations and applying statistical process control.
- (2) V_{CC} provides self bias for the internal gate drive and control circuits. Device thermal limitations limit external loading.

6.6 Timing Requirements

Typical values correspond to $T_J = 25^\circ\text{C}$. Minimum and maximum limits apply over -40°C to 125°C junction temperature range unless otherwise stated. $V_{IN} = 48\text{ V}$, unless otherwise stated.

		MIN	NOM	MAX	UNIT
ON-TIME GENERATOR					
T _{ON} Test 1	$V_{IN} = 32\text{ V}$, R _{ON} = 100 kΩ	270	350	460	ns
T _{ON} Test 2	$V_{IN} = 48\text{ V}$, R _{ON} = 100 kΩ	188	250	336	ns
T _{ON} Test 3	$V_{IN} = 75\text{ V}$, R _{ON} = 250 kΩ	250	370	500	ns
T _{ON} Test 4	$V_{IN} = 10\text{ V}$, R _{ON} = 250 kΩ	1880	3200	4425	ns


LM5018

JAJ5BI5I – JANUARY 2012 – REVISED AUGUST 2021


Typical values correspond to $T_J = 25^\circ\text{C}$. Minimum and maximum limits apply over -40°C to 125°C junction temperature range unless otherwise stated. $V_{IN} = 48\text{ V}$, unless otherwise stated.

		MIN	NOM	MAX	UNIT
MINIMUM OFF-TIME					
Minimum Off-Timer	FB = 0 V		144		ns


6.7 Typical Characteristics




6-1. Efficiency at 240 kHz, 10 V




6-2. V_{CC} versus V_{IN}




6-3. V_{CC} versus I_{CC}




6-4. I_{CC} versus External V_{CC}




6-5. T_{ON} versus V_{IN} and R_{ON}




6-6. T_{OFF} (I_{LIM}) versus V_{FB} and V_{IN}



6-7. I_{IN} versus V_{IN} (Operating, Non-Switching)



6-8. I_{IN} versus V_{IN} (Shutdown)



6-9. Switching Frequency versus V_{IN}


7 Detailed Description

7.1 Overview

The LM5018 step-down switching regulator features all the functions needed to implement a low-cost, efficient, buck converter capable of supplying up to 300 mA to the load. This high-voltage regulator contains 100 V, N-channel buck and synchronous switches, is easy to implement, and is provided in thermally-enhanced SO PowerPAD-8 and WSON-8 packages. The regulator operation is based on a constant on-time control scheme using an on-time inversely proportional to V_{IN} . This control scheme does not require loop compensation. The current limit is implemented with a forced off-time inversely proportional to V_{OUT} . This scheme ensures short circuit protection while providing minimum foldback. The simplified block diagram of the LM5018 is shown in the [セクション 7.2](#).

The LM5018 device can be applied in numerous applications to efficiently regulate down higher voltages. This regulator is well-suited for 48-V telecom and automotive power bus ranges. Protection features include: thermal shutdown, undervoltage lockout, minimum forced off-time, and an intelligent current limit.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Control Overview

The LM5018 buck regulator employs a control principle based on a comparator and a one-shot on-timer, with the output voltage feedback (FB) compared to an internal reference (1.225 V). If the FB voltage is below the reference, the internal buck switch is turned on for the one-shot timer period, which is a function of the input voltage and the programming resistor (R_{ON}). Following the on-time, the switch remains off until the FB voltage falls below the reference, but never before the minimum off-time forced by the minimum off-time one-shot timer. When the FB pin voltage falls below the reference and the minimum off-time one-shot period expires, the buck

switch is turned on for another on-time one-shot period. This continues until regulation is achieved and the FB voltage is approximately equal to 1.225 V (typ).

In a synchronous buck converter, the low-side (sync) FET is 'on' when the high-side (buck) FET is 'off.' The inductor current ramps up when the high-side switch is 'on' and ramps down when the high-side switch is 'off'. There is no diode emulation feature in this IC, therefore, the inductor current can ramp in the negative direction at light load. This causes the converter to operate in continuous conduction mode (CCM) regardless of the output loading. The operating frequency remains relatively constant with load and line variations. The operating frequency can be calculated as shown in 式 1.

$$f_{SW} = \frac{V_{OUT}}{K \times R_{ON}} \quad (1)$$

where

- $K = 9 \times 10^{-11}$

The output voltage (V_{OUT}) is set by two external resistors (R_{FB1} , R_{FB2}). The regulated output voltage is calculated as shown in 式 2.

$$V_{OUT} = 1.225V \times \frac{R_{FB2} + R_{FB1}}{R_{FB1}} \quad (2)$$

This regulator regulates the output voltage based on ripple voltage at the feedback input, requiring a minimum amount of ESR for the output capacitor (C_{OUT}). A minimum of 25 mV of ripple voltage at the feedback pin (FB) is required for the LM5018. In cases where the capacitor ESR is too small, additional series resistance can be required (R_C in 図 7-1).

For applications where lower output voltage ripple is required, the output can be taken directly from a low ESR output capacitor, as shown in 図 7-1. However, R_C slightly degrades the load regulation.




図 7-1. Low Ripple Output Configuration

7.3.2 V_{CC} Regulator

The LM5018 device contains an internal high-voltage linear regulator with a nominal output of 7.6 V. The input pin (V_{IN}) can be connected directly to the line voltages up to 100 V. The V_{CC} regulator is internally current limited to 30 mA. The regulator sources current into the external capacitor at V_{CC} . This regulator supplies current to internal circuit blocks including the synchronous MOSFET driver and the logic circuits. When the voltage on the V_{CC} pin reaches the undervoltage lockout (V_{CC} UVLO) threshold of 4.5 V, the IC is enabled.

An internal diode connected from V_{CC} to the BST pin replenishes the charge in the gate drive bootstrap capacitor when SW pin is low.

At high-input voltages, the power dissipated in the high-voltage regulator is significant and can limit the overall achievable output power. As an example, with the input at 48 V and switching at high frequency, the V_{CC} regulator can supply up to 7 mA of current resulting in $48 V \times 7 mA = 336 mW$ of power dissipation. If the V_{CC} voltage is driven externally by an alternate voltage source between 8.55 V and 13 V, the internal regulator is disabled. This reduces the power dissipation in the IC.

7.3.3 Regulation Comparator

The feedback voltage at FB is compared to an internal 1.225 V reference. In normal operation, when the output voltage is in regulation, an on-time period is initiated when the voltage at FB falls below 1.225 V. The high-side

switch stays on for the on-time, causing the FB voltage to rise above 1.225 V. After the on-time period, the high-side switch stays off until the FB voltage again falls below 1.225 V. During start-up, the FB voltage is below 1.225 V at the end of each on-time, causing the high-side switch to turn on immediately after the minimum forced off-time of 144 ns. The high-side switch can be turned off before the on-time is over if the peak current in the inductor reaches the current limit threshold.

7.3.4 Overvoltage Comparator

The feedback voltage at FB is compared to an internal 1.62 V reference. If the voltage at FB rises above 1.62 V, the on-time pulse is immediately terminated. This condition can occur if the input voltage and the output load changes suddenly. The high-side switch does not turn on again until the voltage at FB falls below 1.225 V.

7.3.5 On-Time Generator

The on-time for the LM5018 is determined by the R_{ON} resistor and is inversely proportional to the input voltage (V_{IN}), resulting in a nearly constant frequency as V_{IN} is varied over its range. The on-time for the LM5018 can be calculated using 式 3.

$$T_{ON} = \frac{10^{-10} \times R_{ON}}{V_{IN}} \quad (3)$$

See 図 6-5. R_{ON} must be selected for a minimum on-time (at maximum V_{IN}) greater than 100 ns, for proper operation. This requirement limits the maximum switching frequency for high V_{IN} .

7.3.6 Current Limit

The LM5018 device contains an intelligent current limit off-timer. If the current in the buck switch exceeds 575 mA, the present cycle is immediately terminated, and a non-resetable off-timer is initiated. The length of off-time is controlled by the FB voltage and the input voltage V_{IN} . As an example, when $FB = 0$ V and $V_{IN} = 48$ V, the maximum off-time is set to 16 μ s. This condition occurs when the output is shorted, and during the initial part of start-up. This amount of time ensures safe short circuit operation up to the maximum input voltage of 100 V.

In cases of overload where the FB voltage is above zero volts (not a short circuit), the current limit off-time is reduced. Reducing the off-time during less severe overloads reduces the amount of foldback, recovery time, and start-up time. The off-time is calculated from 式 4.

$$T_{OFF(ILIM)} = \frac{0.07 \times V_{IN}}{V_{FB} + 0.2V} \mu s \quad (4)$$

The current limit protection feature is peak limited. The maximum average output is less than the peak.

7.3.7 N-Channel Buck Switch and Driver

The LM5018 device integrates an N-Channel Buck switch and associated floating high-voltage gate driver. The gate driver circuit works in conjunction with an external bootstrap capacitor and an internal high-voltage diode. A 0.01- μ F ceramic capacitor connected between the BST pin and the SW pin provides the voltage to the driver during the on-time. During each off-time, the SW pin is at approximately 0 V, and the bootstrap capacitor charges from V_{CC} through the internal diode. The minimum off-timer, set to 144 ns, ensures a minimum time each cycle to recharge the bootstrap capacitor.

7.3.8 Synchronous Rectifier

The LM5018 device provides an internal synchronous N-Channel MOSFET rectifier. This MOSFET provides a path for the inductor current to flow when the high-side MOSFET is turned off.

The synchronous rectifier has no diode emulation mode, and is designed to keep the regulator in continuous conduction mode even during light loads which would otherwise result in discontinuous operation.

7.3.9 Undervoltage Detector

The LM5018 device contains a dual level undervoltage lockout (UVLO) circuit. A summary of threshold voltages and operational states is provided in the セクション 7.4. When the UVLO pin voltage is below 0.66 V, the regulator

is in a low current shutdown mode. When the UVLO pin voltage is greater than 0.66 V but less than 1.225 V, the regulator is in standby mode. In standby mode, the V_{CC} bias regulator is active while the regulator output is disabled. When the V_{CC} pin exceeds the V_{CC} undervoltage threshold and the UVLO pin voltage is greater than 1.225 V, normal operation begins. An external set-point voltage divider from V_{IN} to GND can be used to set the minimum operating voltage of the regulator.

UVLO hysteresis is accomplished with an internal 20- μ A current source that is switched on or off into the impedance of the set-point divider. When the UVLO threshold is exceeded, the current source is activated to quickly raise the voltage at the UVLO pin. The hysteresis is equal to the value of this current times the resistance R_{UV2} .

If the UVLO pin is connected directly to the V_{IN} pin, the regulator begins operation once the V_{CC} undervoltage is satisfied.




FIG 7-2. UVLO Resistor Setting

7.3.10 Thermal Protection

The LM5018 device must be operated so the junction temperature does not exceed 150°C during normal operation. An internal Thermal Shutdown circuit is provided to protect the LM5018 in the event of a higher than normal junction temperature. When activated, typically at 165°C, the controller is forced into a low-power reset state, disabling the buck switch and the V_{CC} regulator. This feature prevents catastrophic failures from accidental device overheating. When the junction temperature reduces below 145°C (typical hysteresis = 20°C), the V_{CC} regulator is enabled, and normal operation is resumed.

7.3.11 Ripple Configuration

The LM5018 uses Constant-On-Time (COT) control scheme, in which the on-time is terminated by an on-timer, and the off-time is terminated by the feedback voltage (V_{FB}) falling below the reference voltage (V_{REF}). Therefore, for stable operation, the feedback voltage must decrease monotonically, in phase with the inductor current during the off-time. Furthermore, this change in feedback voltage (V_{FB}) during off-time must be large enough to suppress any noise component present at the feedback node.

表 7-1 shows three different methods for generating appropriate voltage ripple at the feedback node. Type 1 and Type 2 ripple circuits couple the ripple at the output of the converter to the feedback node (FB). The output voltage ripple has two components:

1. Capacitive ripple caused by the inductor current ripple charging/discharging the output capacitor.
2. Resistive ripple caused by the inductor current ripple flowing through the ESR of the output capacitor.

The capacitive ripple is not in phase with the inductor current. As a result, the capacitive ripple does not decrease monotonically during the off-time. The resistive ripple is in phase with the inductor current and decreases monotonically during the off-time. The resistive ripple must exceed the capacitive ripple at the output node (V_{OUT}) for stable operation. If this condition is not satisfied, unstable switching behavior is observed in COT converters, with multiple on-time bursts in close succession followed by a long off-time.

Type 3 ripple method uses R_r and C_r and the switch node (SW) voltage to generate a triangular ramp. This triangular ramp is ac-coupled using C_{ac} to the feedback node (FB). Because this circuit does not use the output voltage ripple, it is ideally suited for applications where low output voltage ripple is required. See the [AN-1481 Controlling Output Ripple and Achieving ESR Independence in Constant On-Time \(COT\) Regulator Designs](#) (SNVA166) for more details for each ripple generation method.

表 7-1. Ripple Configuration

TYPE 1 LOWEST COST CONFIGURATION	TYPE 2 REDUCED RIPPLE CONFIGURATION	TYPE 3 MINIMUM RIPPLE CONFIGURATION
$R_C \geq \frac{25 \text{ mV}}{\Delta I_{L(\text{MIN})}} \times \frac{V_{\text{OUT}}}{V_{\text{REF}}} \quad (5)$	$C \geq \frac{5}{f_{\text{sw}} (R_{\text{FB2}} R_{\text{FB1}})}$ $R_C \geq \frac{25 \text{ mV}}{\Delta I_{L(\text{MIN})}} \quad (6)$	$R_r C_r \leq \frac{(V_{\text{IN}(\text{MIN})} - V_{\text{OUT}}) \times T_{\text{ON}}}{25 \text{ mV}} \quad (7)$ $C_r = 3300 \text{ pF}$ $C_{ac} = 100 \text{ nF}$

7.3.12 Soft Start

A soft-start feature can be implemented with the LM5018 using an external circuit. As shown in [Figure 7-3](#), the soft-start circuit consists of one capacitor, C_1 , two resistors, R_1 and R_2 , and a diode, D . During the initial start-up, the VCC voltage is established prior to the V_{OUT} voltage. Capacitor C_1 is discharged and D is thereby forward biased to pull up the FB voltage. The FB voltage exceeds the reference voltage (1.225 V) and switching is therefore disabled. As capacitor C_1 charges, the voltage at node B gradually decreases and switching commences. V_{OUT} gradually rises to maintain the FB voltage at the reference voltage. Once the voltage at node B is less than a diode drop above FB voltage, the soft-start sequence is finished and D is reverse biased.

During the initial part of the start-up, the FB voltage can be approximated as follows. Note that the effect of R_1 has been ignored to simplify the calculation shown in [Equation 8](#).

$$V_{\text{FB}} = (V_{\text{CC}} - V_{\text{D}}) \times \frac{R_{\text{FB1}} \times R_{\text{FB2}}}{R_2 \times (R_{\text{FB1}} + R_{\text{FB2}}) + R_{\text{FB1}} \times R_{\text{FB2}}} \quad (8)$$

C_1 is charged after the first start-up. Diode D_1 is optional and can be added to discharge C_1 and initialize the soft-start sequence when the input voltage experiences a momentary drop.

Product Folder Links: [LM5018](#)

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The LM5018 device is a step-down DC-DC converter. The device is typically used to convert a higher DC voltage to a lower DC voltage with a maximum available output current of 300 mA. Use the following design procedure to select component values for the LM5018 device. Alternately, use the WEBENCH® software to generate a complete design. The WEBENCH software uses an iterative design procedure and accesses a comprehensive database of components when generating a design. This section presents a simplified discussion of the design process.

8.2 Typical Applications

8.2.1 Application Circuit: 12.5- to 95-V Input and 10-V, 300-mA Output Buck Converter

The application schematic of a buck supply is shown in [Figure 8-1](#). For output voltage (V_{OUT}) above the maximum regulation threshold of V_{CC} (8.55 V, see the [Section 6.5](#)), the V_{CC} pin can be connected to V_{OUT} through a diode (D2), for higher efficiency and lower power dissipation in the IC.

The following design example uses equations from the [Section 7.3](#) with component names provided in the [Figure 8-1](#). Corresponding component designators from [Figure 8-1](#) are also provided for each selected value.




Figure 8-1. 12.5-V to 95-V Input and 10-V, 300-mA Output Buck Converter

8.2.1.1 Design Requirements

Selection of external components is illustrated through a design example. The design example specifications are shown in [Table 8-1](#).

Table 8-1. Buck Converter Design Specifications

DESIGN PARAMETERS	VALUE
Input Range	12.5 V to 95 V, transients up to 100 V
Output Voltage	10 V
Maximum Output Current	300 mA
Nominal Switching Frequency	≈ 440 kHz

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the LM5018 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

8.2.1.2.2 RFB1, RFB2

$V_{OUT} = V_{FB} \times (R_{FB2} / R_{FB1} + 1)$, and since $V_{FB} = 1.225$ V, the ratio of R_{FB2} to R_{FB1} is calculated to be 7:1. Standard values are chosen with $R_{FB2} = R1 = 6.98$ k Ω and $R_{FB1} = R6 = 1.00$ k Ω . Other values can be used as long as the 7:1 ratio is maintained.

8.2.1.2.3 Frequency Selection

At the minimum input voltage, the maximum switching frequency of the LM5018 is restricted by the forced minimum off-time ($T_{OFF(MIN)}$) as given by [式 10](#).

$$f_{SW(MAX)} = \frac{1 - D_{MAX}}{T_{OFF(MIN)}} = \frac{1 - 10/12.5}{200 \text{ ns}} = 1 \text{ MHz} \quad (10)$$

Similarly, at maximum input voltage, the maximum switching frequency of LM5018 is restricted by the minimum T_{ON} as given by [式 11](#).

$$f_{SW(MAX)} = \frac{D_{MIN}}{T_{ON(MIN)}} = \frac{10/48}{100 \text{ ns}} = 2.1 \text{ MHz} \quad (11)$$

Resistor R_{ON} sets the nominal switching frequency based on [式 12](#).

$$f_{SW} = \frac{V_{OUT}}{K \times R_{ON}} \quad (12)$$

where

- $K = 9 \times 10^{-11}$

Operation at high switching frequency results in lower efficiency while providing the smallest solution. For this example, 440 kHz was selected, resulting in $R_{ON} = 253$ k Ω . A standard value for $R_{ON} = R3 = 237$ k Ω is selected.

8.2.1.2.4 Inductor Selection

The minimum inductance is selected to limit the inductor ripple current to 20 to 40 percent of the maximum load current. In addition, the peak inductor current at maximum load must be smaller than the minimum current limit threshold provided in the [セクション 6.5](#). The inductor current ripple is given by [式 13](#).

$$\Delta I_L = \frac{V_{IN} - V_{OUT}}{L1 \times f_{SW}} \times \frac{V_{OUT}}{V_{IN}} \quad (13)$$

The maximum ripple is observed at maximum input voltage. Substituting $V_{IN} = 95\text{ V}$ and $\Delta I_L = 40\text{ percent} \times I_{OUT(max)}$ results in $L1 = 169\text{ }\mu\text{H}$. The higher standard value of $220\text{ }\mu\text{H}$ is chosen. With this value of inductance, peak-to-peak minimum and maximum inductor current ripple of 27 mA and 92 mA occur at the minimum and maximum input voltages, respectively. The peak inductor and switch current is given by 式 14.

$$I_{LI(peak)} = I_{OUT} + \frac{\Delta I_L(max)}{2} = 346\text{ mA} \quad (14)$$

The peak inductor current of 346 mA is smaller than the minimum current limit threshold of 390 mA . The selected inductor must be able to operate at the maximum current limit of 750 mA during start-up and overload conditions without saturating.

8.2.1.2.5 Output Capacitor

The output capacitor is selected to minimize the capacitive ripple across it. The maximum ripple is observed at maximum input voltage and is given by 式 15.

$$C_{OUT} = \frac{\Delta I_L}{8 \times f_{sw} \times \Delta V_{ripple}} \quad (15)$$

where

- ΔV_{ripple} is the voltage ripple across the capacitor
- ΔI_L is the peak-to-peak inductor ripple current

Assuming $V_{IN} = 95\text{ V}$ and substituting $\Delta V_{ripple} = 10\text{ mV}$ gives $C_{OUT} = 2.6\text{ }\mu\text{F}$. A $4.7\text{-}\mu\text{F}$ standard value is selected for $C_{OUT} = C9$. An X5R or X7R type capacitor with a voltage rating 16 V or higher must be selected.

8.2.1.2.6 Type II Ripple Circuit

A type II ripple circuit, as described in the セクション 7.3.11, section is chosen for this example. For a constant on-time converter to be stable, the injected in-phase ripple must be larger than the capacitive ripple on C_{OUT} .

Using type II ripple circuit equations with a minimum FB pin ripple of 25 mV , the values of the series resistor R_C and ac coupling capacitor C_{ac} can be calculated.

$$C_{ac} \geq \frac{5}{f_{sw} (R_{FB2} || R_{FB1})}$$

$$R_C \geq \frac{25\text{ mV}}{\Delta I_{L(MIN)}} \quad (16)$$

Assuming $R_{FB2} = 6.98\text{ k}\Omega$ and $R_{FB1} = 1\text{ k}\Omega$, the calculated minimum value of C_{ac} is $0.013\text{ }\mu\text{F}$. A standard value of $0.1\text{ }\mu\text{F}$ is selected for $C_{ac} = C8$. The value of the series output resistor R_C is calculated for the minimum input voltage condition when the inductor ripple current is at a minimum. Using 式 13 and assuming $V_{IN} = 12.5\text{ V}$, the minimum inductor ripple current is 27 mA . The calculated minimum value of R_C is $0.93\text{ }\Omega$. A standard value of $1.5\text{ }\Omega$ is selected for $R_C = R2$ to provide additional ripple for stable switching at low V_{IN} .

8.2.1.2.7 V_{CC} and Bootstrap Capacitor

The V_{CC} capacitor provides charge to bootstrap capacitor as well as internal circuitry and low side gate driver. The bootstrap capacitor provides charge to high-side gate driver. The recommended value for $C_{VCC} = C7 = 1\text{ }\mu\text{F}$. A good value for $C_{BST} = C1 = 0.01\text{ }\mu\text{F}$.

8.2.1.2.8 Input Capacitor

Input capacitor must be large enough to limit the input voltage ripple which can be calculated using 式 17.

$$C_{IN} \geq \frac{I_{OUT(MAX)}}{4 \times f_{sw} \times \Delta V_{IN}} \quad (17)$$

Choosing a $\Delta V_{IN} = 0.5 \text{ V}$ gives a minimum $C_{IN} = 0.34 \mu\text{F}$. A standard value of $1 \mu\text{F}$ is selected for $C_{IN} = C4$. The input capacitor must be rated for the maximum input voltage under all conditions. A 100 V X7R dielectric must be selected for this design.

Input capacitor must be placed directly across V_{IN} and RTN (pin 2 and 1) of the IC. If it is not possible to place all of the input capacitor close to the IC, a 0.1- μF capacitor must be placed near the IC to provide a bypass path for the high frequency component of the switching current.

8.2.1.2.9 UVLO Resistors

The UVLO resistors R_{UV1} and R_{UV2} set the UVLO threshold and hysteresis according to the relationship shown in 式 18 and 式 19.

$$V_{IN(HYS)} = I_{HYS} \times R_{UV2} \quad (18)$$

where

- $I_{HYS} = 20 \mu\text{A}$

$$V_{IN(UVLO, \text{rising})} = 1.225 \text{ V} \times \left(\frac{R_{UV2}}{R_{UV1}} + 1 \right) \quad (19)$$

Setting UVLO hysteresis of 2.5 V and UVLO rising threshold of 12 V results in $R_{UV1} = 14.53 \text{ k}\Omega$ and $R_{UV2} = 125 \text{ k}\Omega$. Selecting standard values of $R_{UV1} = R7 = 14 \text{ k}\Omega$ and $R_{UV2} = R5 = 127 \text{ k}\Omega$ results in UVLO threshold and hysteresis of 12.4 V and 2.5 V, respectively.

8.2.1.3 Application Curves




Figure 8-2. Efficiency versus Load Current




Figure 8-3. Frequency versus Input Voltage




Figure 8-4. Typical Switching Waveform ($V_{IN} = 48\text{ V}$, $I_{OUT} = 200\text{ mA}$)

8.2.2 Typical Isolated DC-DC Converter Using LM5018

An isolated supply using LM5018 is shown in 图 8-5. Inductor (L) in a typical buck circuit is replaced with a coupled inductor (X1). A diode (D1) is used to rectify the voltage on a secondary output. The nominal voltage at the secondary output (V_{OUT2}) is given by 式 20.

$$V_{OUT2} = V_{OUT1} \times \frac{N_S}{N_P} - V_F \quad (20)$$

where

- V_F is the forward voltage drop of D1.
- N_P and N_S are the number of turns on the primary and secondary of coupled inductor X1.

For output voltage (V_{OUT1}) more than one diode drop above the maximum V_{CC} (8.55 V), the V_{CC} pin can be diode connected to V_{OUT1} for higher efficiency and low dissipation in the IC.




图 8-5. Isolated Fly-Buck™ Converter Using LM5018

8.2.2.1 Design Requirements

表 8-2 lists the design parameters of this example.

表 8-2. Buck Converter Design Specifications

DESIGN PARAMETERS	VALUE
Input Range	20 V to 100 V
Primary Output Voltage	10 V
Secondary (Isolated) Output Voltage	9.5 V
Maximum Output Current (Primary + Secondary)	250 mA
Maximum Power Output	2.5 W
Nominal Switching Frequency	750 kHz

8.2.2.2 Detailed Design Procedure

8.2.2.2.1 Transformer Turns Ratio

The transformer turns ratio is selected based on the ratio of the primary output voltage to the secondary (isolated) output voltage. In this design example, the two outputs are nearly equal and a 1:1 turns ratio transformer is selected. Therefore, $N_2 / N_1 = 1$. If the secondary (isolated) output voltage is significantly higher or lower than the primary output voltage, a turns ratio less than or greater than 1 is recommended. The primary output voltage is normally selected based on the input voltage range such that the duty cycle of the converter does not exceed 50% at the minimum input voltage. This condition is satisfied if $V_{OUT1} < V_{IN_MIN} / 2$.

8.2.2.2.2 Total I_{OUT}

The total primary referred load current is calculated by multiplying the isolated output load or loads by the turns ratio of the transformer as shown in 式 21.

$$I_{OUT(MAX)} = I_{OUT1} + I_{OUT2} \times \frac{N2}{N1} = 0.25 \text{ A} \quad (21)$$

8.2.2.2.3 R_{FB1}, R_{FB2}

The feedback resistors are selected to set the primary output voltage. The selected value for R_{FB1} is 1 kΩ. R_{FB2} can be calculated using the following equations to set V_{OUT1} to the specified value of 10 V. A standard resistor value of 7.32 kΩ is selected for R_{FB2}.

$$V_{OUT1} = 1.225V \times \left(1 + \frac{R_{FB2}}{R_{FB1}}\right) \quad (22)$$

$$\rightarrow R_{FB2} = \left(\frac{V_{OUT1}}{1.225} - 1\right) \times R_{FB1} = 7.16 \text{ k}\Omega \quad (23)$$

8.2.2.2.4 Frequency Selection

式 1 is used to calculate the value of R_{ON} required to achieve the desired switching frequency.

$$f_{SW} = \frac{V_{OUT1}}{K \times R_{ON}} \quad (24)$$

where

- $K = 9 \times 10^{-11}$

For V_{OUT1} of 10 V and f_{SW} of 750 kHz, the calculated value of R_{ON} is 148 kΩ. A lower value of 130 kΩ is selected for this design to allow for second order effects at high switching frequency that are not included in 式 24.

8.2.2.2.5 Transformer Selection

A coupled inductor or a flyback-type transformer is required for this topology. Energy is transferred from primary to secondary when the low-side synchronous switch of the buck converter is conducting.

The maximum inductor primary ripple current that can be tolerated without exceeding the buck switch peak current limit threshold (0.39 A minimum) is given by 式 25.

$$\Delta I_{L1} = \left(0.39 \text{ A} - I_{OUT1} - I_{OUT2} \times \frac{N2}{N1}\right) \times 2 = 0.28 \text{ A} \quad (25)$$

Using the maximum peak-to-peak inductor ripple current ΔI_{L1} from 式 25, the minimum inductor value is given by 式 26.

$$L1 = \frac{V_{IN(MAX)} - V_{OUT}}{\Delta I_{L1} \times f_{SW}} \times \frac{V_{OUT}}{V_{IN(MAX)}} = 42.6 \text{ }\mu\text{H} \quad (26)$$

A higher value of 47 μH is selected to ensure the high-side switch current does not exceed the minimum peak current limit threshold.

8.2.2.2.6 Primary Output Capacitor

In a conventional buck converter, the output ripple voltage is calculated as shown in 式 27.

$$\Delta V_{OUT} = \frac{\Delta I_{L1}}{8 \times f \times C_{OUT1}} \quad (27)$$

To limit the primary output ripple voltage ΔV_{OUT1} to approximately 50 mV, an output capacitor C_{OUT1} of 0.93 μF is required.

Figure 8-6 shows the primary winding current waveform (I_{L1}) of a Fly-Buck converter. The reflected secondary winding current adds to the primary winding current during the buck switch off-time. Because of this increased current, the output voltage ripple is not the same as in conventional buck converter. The output capacitor value calculated in Equation 27 must be used as the starting point. Optimization of output capacitance over the entire line and load range must be done experimentally. If the majority of the load current is drawn from the secondary isolated output, a better approximation of the primary output voltage ripple is given by Equation 28.

$$\Delta V_{OUT1} = \frac{\left(I_{OUT2} \times \frac{N2}{N1} \right) \times T_{ON(MAX)}}{C_{OUT1}} \approx 0.16 \text{ V} \quad (28)$$




Figure 8-6. Current Waveforms for C_{OUT1} Ripple Calculation

A standard 1- μF , 25-V capacitor is selected for this design. If lower output voltage ripple is required, a higher value must be selected for C_{OUT1} and C_{OUT2} .

8.2.2.2.7 Secondary Output Capacitor

A simplified waveform for secondary output current (I_{OUT2}) is shown in Figure 8-7.




Figure 8-7. Secondary Current Waveforms for C_{OUT2} Ripple Calculation

The secondary output current (I_{OUT2}) is sourced by C_{OUT2} during on-time of the buck switch, T_{ON} . Ignoring the current transition times in the secondary winding, the secondary output capacitor ripple voltage can be calculated using Equation 29.

$$\Delta V_{OUT2} = \frac{I_{OUT2} \times T_{ON(MAX)}}{C_{OUT2}} \quad (29)$$

For a 1:1 transformer turns ratio, the primary and secondary voltage ripple equations are identical. Therefore, C_{OUT2} is chosen to be equal to C_{OUT1} (1 μF) to achieve comparable ripple voltages on primary and secondary outputs.

If lower output voltage ripple is required, a higher value must be selected for C_{OUT1} and C_{OUT2} .

8.2.2.2.8 Type III Feedback Ripple Circuit

A type III ripple circuit as described in [セクション 7.3.11](#) is required for the Fly-Buck topology. Type I and Type II ripple circuits use series resistance and the triangular inductor ripple current to generate ripple at V_{OUT} and the FB pin. The primary ripple current of a Fly-Buck is the combination of primary and reflected secondary currents as illustrated in [図 8-6](#). In the Fly-Buck topology, Type I and Type II ripple circuits suffer from large jitter as the reflected load current affects the feedback ripple.




図 8-8. Type III Ripple Circuit

Selecting the Type III ripple components using the equations from [セクション 7.3.11](#) ensures that the FB pin ripple is be greater than the capacitive ripple from the primary output capacitor C_{OUT1} . The feedback ripple component values are chosen as shown in [式 30](#).

$$\begin{aligned} C_r &= 1000 \text{ pF} \\ C_{ac} &= 0.1 \text{ } \mu\text{F} \\ R_r C_r &\leq \frac{(V_{IN(MIN)} - V_{OUT}) \times T_{ON}}{50 \text{ mV}} \end{aligned} \quad (30)$$

The calculated value for R_r is 66 k Ω . This value provides the minimum ripple for stable operation. A smaller resistance must be selected to allow for variations in T_{ON} , C_{OUT1} , and other components. For this design, R_r value of 46.4 k Ω is selected.

8.2.2.2.9 Secondary Diode

The reverse voltage across secondary-rectifier diode D1 when the high-side buck switch is off can be calculated using [式 31](#).

$$V_{D1} = \frac{N2}{N1} V_{IN} \quad (31)$$

For a V_{IN_MAX} of 95 V and the 1:1 turns ratio of this design, a 100-V Schottky is selected.

8.2.2.2.10 V_{CC} and Bootstrap Capacitor

A 1- μF capacitor of 16 V or higher rating is recommended for the V_{CC} regulator bypass capacitor.

A good value for the BST pin bootstrap capacitor is 0.01- μF with a 16 V or higher rating.

8.2.2.2.11 Input Capacitor

The input capacitor is typically a combination of a smaller bypass capacitor located near the regulator IC and a larger bulk capacitor. The total input capacitance must be large enough to limit the input voltage ripple to a desired amplitude. For input ripple voltage ΔV_{IN} , C_{IN} can be calculated using [式 32](#).

$$C_{IN} \geq \frac{I_{OUT(MAX)}}{4 \times f \times \Delta V_{IN}} \quad (32)$$

Choosing a ΔV_{IN} of 0.5 V gives a minimum C_{IN} of 0.167 μF . A standard value of 0.1 μF is selected for C_{BYP} in this design. A bulk capacitor of higher value reduces voltage spikes due to parasitic inductance between the power source to the converter. A standard value of 1 μF is selected for C_{IN} in this design. The voltage ratings of the two input capacitors must be greater than the maximum input voltage under all conditions.

8.2.2.2.12 UVLO Resistors

UVLO resistors R_{UV1} and R_{UV2} set the undervoltage lockout threshold and hysteresis according to 式 33 and 式 34.

$$V_{IN(HYS)} = I_{HYS} \times R_{UV2} \quad (33)$$

where

- $I_{HYS} = 20 \mu\text{A}$, typical

$$V_{IN(UVLO, \text{ rising})} = 1.225\text{V} \times \left(\frac{R_{UV2}}{R_{UV1}} + 1 \right) \quad (34)$$

For a UVLO hysteresis of 2.5 V and UVLO rising threshold of 20 V, 式 33 and 式 34 require R_{UV1} of 8.25 k Ω and R_{UV2} of 127 k Ω and these values are selected for this design example.

8.2.2.2.13 V_{CC} Diode

Diode D2 is an optional diode connected between V_{OUT1} and the V_{CC} regulator output pin. When V_{OUT1} is more than one diode drop greater than the V_{CC} voltage, the V_{CC} bias current is supplied from V_{OUT1} . This results in reduced power losses in the internal V_{CC} regulator which improves converter efficiency. V_{OUT1} must be set to a voltage at least one diode drop higher than 8.55 V (the maximum V_{CC} voltage) if D2 is used to supply bias current.

8.2.2.3 Application Curves




FIG 8-9. Efficiency at 750 kHz, VOUT1 = 10 V




FIG 8-10. Steady-State Waveform (VIN = 48 V, IOUT1 = 0 mA, IOUT2 = 100 mA)




FIG 8-11. Step Load Response (VIN = 48 V, IOUT1 = 0, Step Load on IOUT2 = 80 mA to 180 mA)

9 Power Supply Recommendations

The LM5018 is a power management device. The power supply for the device is any DC voltage source within the specified input range.

10 Layout

10.1 Layout Guidelines

A proper layout is essential for optimum performance of the circuit. In particular, the following guidelines should be observed:

1. C_{IN} : The loop consisting of input capacitor (C_{IN}), V_{IN} pin, and RTN pin carries switching currents. Therefore, the input capacitor must be placed close to the IC, directly across V_{IN} and RTN pins and the connections to these two pins should be direct to minimize the loop area. In general it is not possible to accommodate all of input capacitance near the IC. A good practice is to use a 0.1- μ F or 0.47- μ F capacitor directly across the V_{IN} and RTN pins close to the IC, and the remaining bulk capacitor as close as possible (see [Figure 10-1](#)).
2. C_{VCC} and C_{BST} : The V_{CC} and bootstrap (BST) bypass capacitors supply switching currents to the high and low side gate drivers. These two capacitors should also be placed as close to the IC as possible, and the connecting trace length and loop area should be minimized (see [Figure 10-1](#)).
3. The Feedback trace carries the output voltage information and a small ripple component that is necessary for proper operation of LM5018. Therefore, care must be taken while routing the feedback trace to avoid coupling any noise to this pin. In particular, feedback trace must not run close to magnetic components, or parallel to any other switching trace.
4. SW trace: The SW node switches rapidly between V_{IN} and GND every cycle and is therefore a possible source of noise. The SW node area should be minimized. In particular, the SW node should not be inadvertently connected to a copper plane or pour.

10.2 Layout Example




Figure 10-1. Placement of Bypass Capacitors

11 Device and Documentation Support

11.1 Device Support

11.1.1 Development Support

11.1.1.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the LM5018 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

11.2 Documentation Support

11.2.1 Related Documentation

- [AN-2292 Designing an Isolated Buck \(Flyback\) Converter](#) (SNVA674)
- [AN-1481 Controlling Output Ripple and Achieving ESR Independence in Constant On-Time \(COT\) Regulator Designs](#) (SNVA166)
- [AN-2239 LM5018 Isolated Evaluation Board](#) (SNVA667)

11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.4 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

11.5 Trademarks

PowerPAD™ and are trademarks of Texas Instruments.

Fly-Buck™ and TI E2E™ are trademarks of Texas Instruments.

WEBENCH® are registered trademarks of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.7 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
LM5018MR/NOPB	Active	Production	SO PowerPAD (DDA) 8	95 TUBE	Yes	SN	Level-3-260C-168 HR	-40 to 125	L5018 MR
LM5018MR/NOPB.A	Active	Production	SO PowerPAD (DDA) 8	95 TUBE	Yes	SN	Level-3-260C-168 HR	-40 to 125	L5018 MR
LM5018MRX/NOPB	Active	Production	SO PowerPAD (DDA) 8	2500 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 125	L5018 MR
LM5018MRX/NOPB.A	Active	Production	SO PowerPAD (DDA) 8	2500 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 125	L5018 MR
LM5018SD/NOPB	Active	Production	WSON (NGU) 8	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L5018
LM5018SD/NOPB.A	Active	Production	WSON (NGU) 8	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L5018
LM5018SDX/NOPB	Active	Production	WSON (NGU) 8	4500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L5018
LM5018SDX/NOPB.A	Active	Production	WSON (NGU) 8	4500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	L5018

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM5018MRX/NOPB	SO PowerPAD	DDA	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM5018SD/NOPB	WSO	NGU	8	1000	177.8	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM5018SDX/NOPB	WSO	NGU	8	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM5018MRX/NOPB	SO PowerPAD	DDA	8	2500	356.0	356.0	36.0
LM5018SD/NOPB	WSO	NGU	8	1000	208.0	191.0	35.0
LM5018SDX/NOPB	WSO	NGU	8	4500	367.0	367.0	35.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
LM5018MR/NOPB	DDA	HSOIC	8	95	495	8	4064	3.05
LM5018MR/NOPB.A	DDA	HSOIC	8	95	495	8	4064	3.05

PowerPAD™ SOIC - 1.7 mm max height

Technical drawing of a microelectronic package showing top, side, and detail views with dimensions and callouts.

Top View:

- Overall width: 6.2 (5.8 TYP)
- Overall height: 5.0 (4.8 NOTE 3)
- Pin 1 ID AREA (hatched)
- Pin 1 location: 1
- Pin 2 location: 8
- Pin 3 location: 2
- Pin 4 location: 4
- Pin 5 location: 5
- Pin 6 location: 6
- Pin 7 location: 7
- Pin 8 location: 8
- Pin 9 location: 9
- Pin 10 location: 10
- Pin 11 location: 11
- Pin 12 location: 12
- Pin 13 location: 13
- Pin 14 location: 14
- Pin 15 location: 15
- Pin 16 location: 16
- Pin 17 location: 17
- Pin 18 location: 18
- Pin 19 location: 19
- Pin 20 location: 20
- Pin 21 location: 21
- Pin 22 location: 22
- Pin 23 location: 23
- Pin 24 location: 24
- Pin 25 location: 25
- Pin 26 location: 26
- Pin 27 location: 27
- Pin 28 location: 28
- Pin 29 location: 29
- Pin 30 location: 30
- Pin 31 location: 31
- Pin 32 location: 32
- Pin 33 location: 33
- Pin 34 location: 34
- Pin 35 location: 35
- Pin 36 location: 36
- Pin 37 location: 37
- Pin 38 location: 38
- Pin 39 location: 39
- Pin 40 location: 40
- Pin 41 location: 41
- Pin 42 location: 42
- Pin 43 location: 43
- Pin 44 location: 44
- Pin 45 location: 45
- Pin 46 location: 46
- Pin 47 location: 47
- Pin 48 location: 48
- Pin 49 location: 49
- Pin 50 location: 50
- Pin 51 location: 51
- Pin 52 location: 52
- Pin 53 location: 53
- Pin 54 location: 54
- Pin 55 location: 55
- Pin 56 location: 56
- Pin 57 location: 57
- Pin 58 location: 58
- Pin 59 location: 59
- Pin 60 location: 60
- Pin 61 location: 61
- Pin 62 location: 62
- Pin 63 location: 63
- Pin 64 location: 64
- Pin 65 location: 65
- Pin 66 location: 66
- Pin 67 location: 67
- Pin 68 location: 68
- Pin 69 location: 69
- Pin 70 location: 70
- Pin 71 location: 71
- Pin 72 location: 72
- Pin 73 location: 73
- Pin 74 location: 74
- Pin 75 location: 75
- Pin 76 location: 76
- Pin 77 location: 77
- Pin 78 location: 78
- Pin 79 location: 79
- Pin 80 location: 80
- Pin 81 location: 81
- Pin 82 location: 82
- Pin 83 location: 83
- Pin 84 location: 84
- Pin 85 location: 85
- Pin 86 location: 86
- Pin 87 location: 87
- Pin 88 location: 88
- Pin 89 location: 89
- Pin 90 location: 90
- Pin 91 location: 91
- Pin 92 location: 92
- Pin 93 location: 93
- Pin 94 location: 94
- Pin 95 location: 95
- Pin 96 location: 96
- Pin 97 location: 97
- Pin 98 location: 98
- Pin 99 location: 99
- Pin 100 location: 100
- Pin 101 location: 101
- Pin 102 location: 102
- Pin 103 location: 103
- Pin 104 location: 104
- Pin 105 location: 105
- Pin 106 location: 106
- Pin 107 location: 107
- Pin 108 location: 108
- Pin 109 location: 109
- Pin 110 location: 110
- Pin 111 location: 111
- Pin 112 location: 112
- Pin 113 location: 113
- Pin 114 location: 114
- Pin 115 location: 115
- Pin 116 location: 116
- Pin 117 location: 117
- Pin 118 location: 118
- Pin 119 location: 119
- Pin 120 location: 120
- Pin 121 location: 121
- Pin 122 location: 122
- Pin 123 location: 123
- Pin 124 location: 124
- Pin 125 location: 125
- Pin 126 location: 126
- Pin 127 location: 127
- Pin 128 location: 128
- Pin 129 location: 129
- Pin 130 location: 130
- Pin 131 location: 131
- Pin 132 location: 132
- Pin 133 location: 133
- Pin 134 location: 134
- Pin 135 location: 135
- Pin 136 location: 136
- Pin 137 location: 137
- Pin 138 location: 138
- Pin 139 location: 139
- Pin 140 location: 140
- Pin 141 location: 141
- Pin 142 location: 142
- Pin 143 location: 143
- Pin 144 location: 144
- Pin 145 location: 145
- Pin 146 location: 146
- Pin 147 location: 147
- Pin 148 location: 148
- Pin 149 location: 149
- Pin 150 location: 150
- Pin 151 location: 151
- Pin 152 location: 152
- Pin 153 location: 153
- Pin 154 location: 154
- Pin 155 location: 155
- Pin 156 location: 156
- Pin 157 location: 157
- Pin 158 location: 158
- Pin 159 location: 159
- Pin 160 location: 160
- Pin 161 location: 161
- Pin 162 location: 162
- Pin 163 location: 163
- Pin 164 location: 164
- Pin 165 location: 165
- Pin 166 location: 166
- Pin 167 location: 167
- Pin 168 location: 168
- Pin 169 location: 169
- Pin 170 location: 170
- Pin 171 location: 171
- Pin 172 location: 172
- Pin 173 location: 173
- Pin 174 location: 174
- Pin 175 location: 175
- Pin 176 location: 176
- Pin 177 location: 177
- Pin 178 location: 178
- Pin 179 location: 179
- Pin 180 location: 180
- Pin 181 location: 181
- Pin 182 location: 182
- Pin 183 location: 183
- Pin 184 location: 184
- Pin 185 location: 185
- Pin 186 location: 186
- Pin 187 location: 187
- Pin 188 location: 188
- Pin 189 location: 189
- Pin 190 location: 190
- Pin 191 location: 191
- Pin 192 location: 192
- Pin 193 location: 193
- Pin 194 location: 194
- Pin 195 location: 195
- Pin 196 location: 196
- Pin 197 location: 197
- Pin 198 location: 198
- Pin 199 location: 199
- Pin 200 location: 200
- Pin 201 location: 201
- Pin 202 location: 202
- Pin 203 location: 203
- Pin 204 location: 204
- Pin 205 location: 205
- Pin 206 location: 206
- Pin 207 location: 207
- Pin 208 location: 208
- Pin 209 location: 209
- Pin 210 location: 210
- Pin 211 location: 211
- Pin 212 location: 212
- Pin 213 location: 213
- Pin 214 location: 214
- Pin 215 location: 215
- Pin 216 location: 216
- Pin 217 location: 217
- Pin 218 location: 218
- Pin 219 location: 219
- Pin 220 location: 220
- Pin 221 location: 221
- Pin 222 location: 222
- Pin 223 location: 223
- Pin 224 location: 224
- Pin 225 location: 225
- Pin 226 location: 226
- Pin 227 location: 227
- Pin 228 location: 228
- Pin 229 location: 229
- Pin 230 location: 230
- Pin 231 location: 231
- Pin 232 location: 232
- Pin 233 location: 233
- Pin 234 location: 234
- Pin 235 location: 235
- Pin 236 location: 236
- Pin 237 location: 237
- Pin 238 location: 238
- Pin 239 location: 239
- Pin 240 location: 240
- Pin 241 location: 241
- Pin 242 location: 242
- Pin 243 location: 243
- Pin 244 location: 244
- Pin 245 location: 245
- Pin 246 location: 246
- Pin 247 location


PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MS-012.


DDA0008B

PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE
SCALE:10X



SOLDER MASK DETAILS
PADS 1-8

4214849/B 09/2025

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DDA0008B

PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE





SOLDER PASTE EXAMPLE
EXPOSED PAD
100% PRINTED SOLDER COVERAGE BY AREA
SCALE:10X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	3.03 X 3.80
0.125	2.71 X 3.40 (SHOWN)
0.150	2.47 X 3.10
0.175	2.29 X 2.87

4214849/B 09/2025

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.



4214936/A 12/2023


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


NGU0008B

WSN - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214936/A 12/2023

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

NGU0008B

WSN - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 9:
77% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:20X

4214936/A 12/2023

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含みいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日：2025 年 10 月