

Technical documentation



Support & training



LM5088, LM5088-Q1

JAJSOT1J - DECEMBER 2008 - REVISED JUNE 2022


# LM5088、LM5088-Q1入力電圧範囲の広い非同期整流降圧コントローラ

# 1 特長

- 下記内容で AEC-Q100 認定済み:
  - デバイス温度グレード 1:-40℃~+125℃の動作 時周囲温度範囲
  - デバイス HBM ESD 分類レベル 2
  - デバイス CDM ESD 分類レベル C5
- エミュレート電流モード制御
- 外部のハイサイド N チャネル MOSFET を駆動
- 非常に広い入力電圧範囲:4.5V~75V
- 低 Io のシャットダウン・モードとスタンバイ・モード
- ドロップアウト電圧を低減するための高いデューティ・ サイクル比機能
- スペクトラム拡散機能による EMI の低減 (LM5088-1)
- 過負荷保護用のヒカップ・タイマ (LM5088-2)
- 出力電圧を 1.205V から調整可能 (フィードバック・リフ ァレンス精度 1.5%)
- 広帯域幅のエラー・アンプ
- 単一の抵抗による発振器周波数の設定
- オシレータの同期機能
- プログラマブル・ソフト・スタート
- 高電圧、低ドロップアウトのバイアス・レギュレータ
- サーマル・シャットダウン保護機能
- 16 ピン HTSSOP パッケージ

# 2 アプリケーション

- 車載用インフォテインメント
- 車載用 USB アクセサリ・アダプタ
- 産業用 DC/DC バイアスおよびモーター・ドライバ



# 3 概要


LM5088 高電圧非同期整流降圧コントローラは、最小限 の外付け部品で高効率の高電圧降圧コンバータを実装す るために必要なすべての機能を備えています。LM5088 は、4.5V~75Vの非常に広い入力電圧範囲で動作する ように構成できます。この使いやすいコントローラは、外部 の N チャネル降圧スイッチを制御できるレベル・シフト・ゲ ート・ドライバを内蔵しています。制御方法は、エミュレート 電流ランプを使用したピーク電流モード制御に基づいて います。エミュレート電流ランプの使用によって、パルス幅 変調回路のノイズによる影響を抑えるとともに、入力電圧 が高く出力電圧が低いアプリケーションでデューティ・サイ クルが非常に小さい状態でも信頼性の高い制御を実現し ます。LM5088 のスイッチング周波数は、50kHz~1MHz の範囲でプログラム可能です。

LM5088 には2 種類のバージョンがあります。LM5088-1 には ±5% の周波数ディザリング機能があり、伝導型およ び放射型の EMI を低減します。一方、LM5088-2 には過 負荷保護用の多用途な再起動タイマがあります。追加機 能として、低ドロップアウト・バイアス・レギュレータ、シャット ダウンおよびスタンバイ・モードを制御する3レベルのイネ ーブル入力、ソフト・スタート、発振器の同期機能がありま す。本デバイスは、熱的に強化された 16 ピンの HTSSOP パッケージで供給されます。

制品情報

型番	パッケージ <sup>(1)</sup>	本体サイズ (公称)			
LM5088	HTSSOP (16)	5.00mm × 4.00mm			
LM5088-Q1		5.00mm ~ 4.00mm			

利用可能なパッケージについては、このデータシートの末尾にあ (1)る注文情報を参照してください。



代表的なアプリケーション回路の効率



英語版のTI製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、 🐼 www.ti.com で閲覧でき、その内容が常に優先されます。 TI では翻訳の正確性および妥当性につきましては一切保証いたしません。 実際の設計などの前には、必ず 最新版の英語版をご参照くださいますようお願いいたします。



# **Table of Contents**

1	特長	1
2	アプリケーション	1
3	概要	1
	Revision History	
5	Pin Configuration and Functions	3
6	Specifications	5
	6.1 Absolute Maximum Ratings	
	6.2 ESD Ratings: LM5088	5
	6.3 ESD Ratings: LM5088-Q1	5
	6.4 Recommended Operating Conditions	5
	6.5 Thermal Information	6
	6.6 Electrical Characteristics	6
	6.7 Typical Characteristics	3
7	Detailed Description10	)
	7.1 Overview	
	7.2 Functional Block Diagram1	1
	7.3 Feature Description	1

7.4 Device Functional Modes	.20
8 Application and Implementation	21
8.1 Application Information	
8.2 Typical Application	21
9 Power Supply Recommendations	
9.1 Thermal Considerations	
10 Layout	.34
10.1 Layout Guidelines	34
10.2 Layout Example	34
11 Device and Documentation Support	
11.1 Receiving Notification of Documentation Updates	35
<b>11.2</b> サポート・リソース	.35
11.3 Trademarks	
11.4 Electrostatic Discharge Caution	35
11.5 Glossary	35
12 Mechanical, Packaging, and Orderable	
Information	35


4 Revision History 資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。


CI	nanges from Revision I (August 2014) to Revision J (June 2022)	Page
•	文書全体にわたって表、図、相互参照の採番方法を更新	1
•	AEC-Q100の項目を最新の標準に更新	1
•	文書全体にわたって文法を訂正	1
•	Added EP as pin 17	3
	Changed all instances of legacy terminology to controller	
•	Moved storage temperature from ESD Ratings to Absolute Maximum Ratings	5
•	Changed unit and value from kV to V in ESD Ratings	5
	Changed Handling Ratings to ESD Ratings	
•	Moved storage temperature to Absolute Maximum Ratings	5
	Added new ESD ratings table for LM5088-Q1	
	Added application and implementation note	

CI	hanges from Revision H (March 2013) to Revision I (March 2013)	Page
•	新しい TI 標準に合わせてデータシートのフローとレイアウトを変更。「デバイス情報」表、「アプリケーションと実装	も」セク
	ション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セク	
	ン、「メカニカル、パッケージ、および注文情報」セクションを追加	1
•	Changed (VIN × V <sub>OUT</sub> ) to (VIN – V <sub>OUT</sub> ) in <i>Ramp Generator</i> equation	13
•	Added unit k $\Omega$ to the standard value chosen for the <i>Timing Resistor</i> equation	21
•	Deleted /A from the numerator of the Current Sense Resistor equation	24



# **5** Pin Configuration and Functions





☑ 5-1. 16-Pin PWP Package (Dither Version) (Top View)

図 5-2. 16-Pin PWP Package (Restart Version) (Top View)

#### 表 5-1. Pin Functions

Pin		Description	Application Information		
Number	Name	Description			
1	VIN	Input supply voltage	IC supply voltage. The operating range is 4.5 V to 75 V.		
2	EN	Enable input	If the EN pin voltage is below 0.4 V, the regulator is in a low power state. If the EN pin voltage is between 0.4 V and 1.2 V, the controller is in standby mode. If the EN pin voltage is above 1.2 V, the controller is operational. An external voltage divider can be used to set a line undervoltage shutdown threshold. If the EN pin is left open, a $5-\mu A$ pullup current forces the pin to the high state and enables the controller.		
3	SS	Soft start	When SS is below the internal 1.2-V reference, the SS voltage controls the error amplifier. An internal 11- $\mu$ A current source charges an external capacitor to set the start-up rate of the controller. The SS pin is held low in the standby, VCC UV, and thermal shutdown states. The SS pin can be used for voltage tracking by connecting this pin to a controller voltage supply less than 1.2 V. The applied voltage acts as the reference for the error amplifier.		
4	RAMP	RAMP Ramp control signal An external capacitor connected between this pin and the GND pin sets the slope used for emulated current mode control. The recommended capacit 100 pF to 2000 pF. See セクション 8 for selection of capacitor value.			
5	RT/SYNC	Internal oscillator frequency set input and synchronization input	The internal oscillator is programmed with a single resistor between this pin and the GND pin. The recommended frequency range is 50 kHz to 1 MHz. An external synchronization signal, which is higher in frequency than the programmed frequency, can be applied to this pin through a small coupling capacitor. The RT resistor to ground is required even when using external synchronization.		
6	GND	Ground	Ground return		
7	COMP	Output of the internal error amplifier	The loop compensation network must be connected between this pin and the FB pin.		
		0	This pin is connected to the inverting input of the internal error amplifier. The regulation threshold is 1.205 V.		
9 OUT		Output voltage connection	Connect this pin directly to the regulated output voltage.		
10 DITH Frequency Dithering (I M5088-1 Oply) 27-μA current sources. As the voltage on the DITH pin ramps up oscillator frequency is modulated between –5% to +5% of the no		A capacitor connected between DITH pin and GND is charged and discharged by 27- $\mu$ A current sources. As the voltage on the DITH pin ramps up and down, the oscillator frequency is modulated between $-5\%$ to $+5\%$ of the nominal frequency set by the RT resistor. Grounding the DITH pin disables the frequency dithering mode.			



# 表 5-1. Pin Functions (continued)

Pin		Description	Application Information		
Number	Name	Description	Application mornation		
10	RES	Hiccup Mode Restart (LM5088-2 Only)	The RES pin is normally connected to an external capacitor that sets the timing for hiccup mode current limiting. In normal operation, a 25- $\mu$ A current source discharges the RES pin capacitor to ground. If cycle-by-cycle current limit threshold is exceeded during any PWM cycle, the current sink is disabled and RES capacitor is charged by an internal 50- $\mu$ A current. If the RES voltage reaches 1.2 V, the HG pin gate drive signal is disabled and the RES pin capacitor is discharged by a 1- $\mu$ A current sink. Normal operation resumes when the RES pin falls below 0.2 V.		
11	CSG	Current Sense Ground	Low-side reference for the current sense resistor		
12	CS	Current sense	Current measurement connection for the re-circulating diode. An external sense resistor and an internal sample and hold circuit sense the diode current at the conclusion of the buck switch off time. This current measurement provides the DC offset level for the emulated current ramp.		
13	SW	Switching node	Connect this pin to the source terminal of the external MOSFET switch.		
14	HG	High gate	Connect this pin to the gate terminal of the external MOSFET switch.		
15	BOOT	Input for bootstrap capacitor	An external capacitor is required between the BOOT and the SW pins to provide bias to the MOSFET gate driver. The capacitor is charged from VCC via an internal diode during the off-time of the buck switch.		
16	VCC Output of the bias regulator		VCC tracks VIN up to the regulation level (7.8 V typical). A 0.1- $\mu$ F to 10- $\mu$ F ceramic decoupling capacitor is required. An external voltage between 8.3 V and 13 V can be applied to this pin to reduce internal power dissipation.		
17 EP		Exposed pad	Exposed pad of the package. Electrically isolated. Must be soldered to the ground plane to reduce thermal resistance.		



### 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

	MIN	MAX	UNIT
VIN, V <sub>OUT</sub> to GND		76	V
BOOT to GND		90	V
SW to GND	-2	76	V
VCC to GND	-0.3	16	V
HG to SW	-0.3	BOOT + 0.3	V
EN to GND		14	V
BOOT to SW	-0.3	16	V
CS, CSG to GND	-0.3	0.3	V
All other inputs to GND	-0.3	7	V
Junction temperature		150	°C
Storage temperature, T <sub>stg</sub>	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under the Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

#### 6.2 ESD Ratings: LM5088

			VALUE	UNIT	
V	Electrostatic discharge	Human body model (HBM), per JESD22- A114 <sup>(1)</sup>	±2000	V	
V <sub>(ESD)</sub>	LIEUROSIANO UISUIAI ye	Charged Device Model (CDM), per JESD22-C101 <sup>(2)</sup>	±750	V	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 ESD Ratings: LM5088-Q1

				VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>		±2000	V
V(ESD)	(ESD) Electrostatic discharge	Charged Device Model (CDM), per AEC Q100-011	All pins	±750	V

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

#### 6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
VIN voltage	4.5	75	V
VCC voltage (externally supplied)	8.3	13	V
Operation junction temperature	-40	125	°C

### 6.5 Thermal Information

		LM5088/LM5088-Q1	
	THERMAL METRIC <sup>(1)</sup>	PWP	UNIT
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	40	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	6	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.

# **6.6 Electrical Characteristics**

See (2) (4)

	PARAMETER	TEST CONDITIONS	$T_{\rm J} = -40^{\circ}$	°C to +125°C	T <sub>J</sub> = 25°C	UNIT	
	FARAINETER	TEST CONDITIONS	MIN	TYP MAX	MIN TYP	MAX	UNIT
V <sub>IN</sub> SUPPLY	ſ						-
I <sub>BIAS</sub>	V <sub>IN</sub> operating current	V <sub>FB</sub> = 1.3 V		5.5	3.8		mA
ISTANDBY	V <sub>IN</sub> standby current	V <sub>EN</sub> = 1 V		3.6	2.9		mA
I <sub>SHUTDOWN</sub>	V <sub>IN</sub> shutdown current	V <sub>EN</sub> = 0 V		26	15		μA
VCC REGU	LATOR						
V <sub>VCC(Reg)</sub>	VCC regulation	V <sub>VCC</sub> = open	7.4	8.2	7.8		V
V <sub>VCC(Reg)</sub>	VCC regulation	V <sub>VIN</sub> = 4.5 V, V <sub>VCC</sub> = open	4.3	4.5			V
	VCC sourcing current limit	V <sub>VCC</sub> = 0	30		35		mA
V <sub>VCC(UV)</sub>	VCC undervoltage lockout threshold	Positive going VVCC	3.7	4.2	4		V
	VCC undervoltage hysteresis				200		mV
ENABLE TI	HRESHOLDS						
	EN shutdown threshold	V <sub>EN</sub> rising	320	480	400		mV
	EN shutdown hysteresis	V <sub>EN</sub> falling			100		mV
	EN standby threshold	V <sub>EN</sub> rising	1.1	1.3	1.2		V
	EN standby hysteresis	V <sub>EN</sub> falling			120		mV
	EN pullup current source	V <sub>EN</sub> = 0 V			5		μA
SOFT STAP	रा			I			
	SS pullup current source	V <sub>SS</sub> = 0 V	8	13	11		μA
	FB to SS offset	V <sub>FB</sub> = 1.3 V			150		mV
ERROR AN	IPLIFIER						
V <sub>REF</sub>	FB reference voltage	Measured at FB pin FB = COMP	1.187	1.223	1.205		V
	FB input bias current	V <sub>FB</sub> = 1.2 V		100	18		nA
	COMP sink and source current		3				mA
AOL	DC gain				60		dB
FBW	Unity gain bandwidth				3		MHz
PWM COM	PARATORS	1		I			
t <sub>HG(OFF)</sub>	Forced HG off time		185	365	280		ns
t <sub>ON(MIN)</sub>	Minimum HG on time	V <sub>VIN</sub> = 60 V			55		ns
	COMP to PWM comparator offset				930		mV
OSCILLATO	OR (RT PIN)	1	<u>    l                                </u>				
		LM5088-2 (non-dithering)					
f <sub>nom1</sub>		R <sub>RT</sub> = 31.6 kΩ	180	220	200		kHz
f <sub>nom2</sub>	Nominal oscillator frequency	R <sub>RT</sub> = 11.3 kΩ	430	565	500		kHz



#### See (2) (4)

	PARAMETER	TEST CONDITIONS	$T_{\rm J} = -40^{\circ}$	°C to +1	25°C	T <sub>J</sub> = 25°C			UNIT
	FARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	-	LM5088-1 (dithering)							
f <sub>min</sub>	Dithering range	Minimum dither frequency					f <sub>nom</sub> – 5%		kHz
f <sub>max</sub>		Maximum dither frequency					f <sub>nom</sub> + 5%		kHz
SYNC	1		1		I				
	SYNC positive threshold						2.3		V
	SYNC pulse width		15		150				ns
CURRENT	LIMIT								
V <sub>CS(TH)</sub>	Cycle-by-cycle sense voltage threshold	V <sub>RAMP</sub> = 0 V	112		136		120		mV
	Cycle-by-cycle current limit delay	V <sub>RAMP</sub> = 2.5 V					280		ns
	Buck switch VDS protection	VIN to SW					1.5		V
CURRENT	LIMIT RESTART (RES Pin)	1			1				
V <sub>resup</sub>	RES threshold upper (rising)	V <sub>CS</sub> = 0.125	1.1		1.3		1.2		V
V <sub>resdown</sub>	RES threshold lower (falling)		0.1		0.3		0.2		V
I <sub>charge</sub>	Charge source current	V <sub>CS</sub> ≥ 0.125	40		65		50		μA
Idischarge	Discharge sink current	V <sub>CS</sub> < 0.125	20		34		27		μA
Irampdown	Discharge sink current (post fault)		0.8		1.6		1.2		μA
RAMP GEN	ERATOR <sup>(1)</sup>				I				
I <sub>RAMP1</sub>	RAMP current 1	V <sub>VIN</sub> = 60 V, V <sub>OUT</sub> = 10 V	235		345		295		μA
I <sub>RAMP2</sub>	RAMP current 2	V <sub>VIN</sub> = 10 V, V <sub>OUT</sub> = 10 V	18		30		25		μA
	V <sub>OUT</sub> bias current	V <sub>OUT</sub> = 48 V					250		μA
	RAMP output low voltage	V <sub>VIN</sub> = 60 V, V <sub>OUT</sub> = 10 V					200		mV
HIGH SIDE	(HG) GATE DRIVER				I				
V <sub>OLH</sub>	HG low-state output voltage	I <sub>HG</sub> = 100 mA			215		115		mV
V <sub>онн</sub>	HG high-state output voltage	$I_{HG}$ = -100 mA, $V_{OHH}$ = $V_{BOOT} - V_{HG}$					240		mV
	HG rise time	C <sub>load</sub> = 1000 pF					12		ns
	HG fall time	C <sub>load</sub> = 1000 pF					6		ns
I <sub>OHH</sub>	Peak HG source current	V <sub>HG</sub> = 0 V					1.5		А
I <sub>OLH</sub>	Peak HG sink current	V <sub>HG</sub> = V <sub>VCC</sub>					2		А
	BOOT UVLO	BOOT to SW					3		V
Pre R <sub>DS(ON)</sub>	Pre-charge switch ON resistance	I <sub>VCC</sub> = 1 mA					72		Ω
	Pre-charge switch on time						300		ns
THERMAL	3)				I				
T <sub>SD</sub>	Thermal shutdown temperature	Junction temperature rising					165		°C
	Thermal shutdown hysteresis	Junction temperature falling					25		°C

(1) RAMP and COMP are output pins. As such they are not specified to have an external voltage applied.


(2) (3)

Typical specifications represent the most likely parametric norm at 25°C operation. For detailed information on soldering plastic HTSSOP packages, visit www.ti.com/packaging.


(4) Minimum and maximum limits are specified through test, design, or statistical correlation. Typical values represent at T<sub>J</sub> = 25°C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: V<sub>VIN</sub> = 48 V, V<sub>VCC</sub> = 8 V, V<sub>EN</sub> = 5 V,  $R_{RT}$  = 31.6 k $\Omega$ . No load on HG.



# 6.7 Typical Characteristics









# 7 Detailed Description


# 7.1 Overview

The LM5088 wide input range buck controller features all the functions necessary to implement an efficient high voltage step-down converter using a minimum number of external components. The control method is based on peak current mode control utilizing an emulated current ramp. Peak current mode control provides inherent line voltage feedforward, cycle-by-cycle current limiting, and ease of loop compensation. The use of an emulated control ramp reduces noise sensitivity of the pulse-width modulation circuit, allowing reliable processing of very small duty cycles necessary in high input voltage applications. The operating frequency is user programmable from 50 kHz to 1 MHz. The LM5088-1 provides a ±5% frequency dithering function to reduce the conducted and radiated EMI, while the LM5088-2 provides a versatile restart timer for overload protection. Additional features include the low dropout bias regulator, tri-level enable input to control shutdown and standby modes, soft start, and voltage tracking and oscillator synchronization capability. The device is available in a thermally enhanced HTSSOP-16 pin package.

See  $\boxtimes$  7-1 and  $\boxtimes$  9-1. The LM5088 is well suited for a wide range of applications where efficient step-down of high, unregulated input voltage is required. The typical applications for the LM5088 include telecom, industrial, and automotive.



# 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated



### 7.3 Feature Description

#### 7.3.1 High Voltage Low-Dropout Regulator

The LM5088 contains a high voltage, low-dropout regulator that provides the VCC bias supply for the controller and the bootstrap MOSFET gate driver. The input pin (VIN) can be connected directly to an input voltage as high as 75 V. The output of the VCC regulator (7.8 V) is internally current limited to 30 mA. Upon power up, the regulator sources current into the capacitor connected to the VCC pin. When the voltage at the VCC pin exceeds the upper VCC UV threshold of 4 V and the EN pin is greater than 1.2 V, the output (HG) is enabled and a soft-start sequence begins. The output is terminated if VCC falls below its lower UV threshold (3.8 V) or the EN pin falls below 1.1 V. When VIN is less than VCC regulation point of 7.8 V, then the internal pass device acts as a switch. Thereby, VCC tracks VIN with a voltage drop determined by the  $R_{DS(ON)}$  of the internal switch and operating current of the controller. The required VCC capacitor value is dependent on system start-up characteristics with a minimum value no less than 0.1  $\mu$ F.

#### Copyright © 2022 Texas Instruments Incorporated



An auxiliary supply voltage can be applied to the VCC pin to reduce the IC power dissipation. If the auxiliary voltage is greater than 8.2 V, the internal regulator is disabled. The VCC regulator series pass transistor includes a diode between VCC and VIN that must not be forward biased in normal operation.

In high voltage applications, take care to ensure that the VIN pin does not exceed the absolute maximum voltage rating of 76 V. During line or load transients, voltage ringing on the VIN pin that exceeds the absolute maximum ratings can damage the IC. Both careful PC board layout and the use of high quality bypass capacitors located close to the VIN and GND pins are essential.

#### 7.3.2 Line Undervoltage Detector

The LM5088 contains a dual-level undervoltage lockout (UVLO) circuit. When the EN pin is below 0.4 V, the controller is in a low current shutdown mode. When the EN pin is greater than 0.4 V but less than 1.2 V, the controller is in a standby mode. In standby mode, the VCC regulator is active, but the output switch is disabled and the SS pin is held low. When the EN pin exceeds 1.2 V and VCC exceeds the VCC UV threshold, the SS pin and the output switch is enabled and normal operation begins. An internal 5- $\mu$ A pullup current source at the EN pin configures the controller to be fully operational if the EN pin is left open.

An external VIN UVLO set-point voltage divider from VIN to GND can be used to set the minimum start-up input voltage of the controller. The divider must be designed such that the voltage at the EN pin exceeds 1.2 V (typical) when VIN is in the desired operating range. The internal 5- $\mu$ A pullup current source must be included in calculations of the external set-point divider. 100 mV of hysteresis is included for both shutdown and standby thresholds. The EN pin is internally connected to a 1-k $\Omega$  resistor and an 8-V zener clamp. If the voltage at the EN pin exceeds 8 V, the bias current for the EN pin increases at the rate of 1 mA/V. The voltage at the EN pin should never exceed 14 V.


#### 7.3.3 Oscillator and Sync Capability

The LM5088 oscillator frequency is set by a single external resistor connected between the RT pin and the GND pin. The  $R_T$  resistor must be located very close to the device. To set a desired oscillator frequency ( $f_{SW}$ ), the necessary value of  $R_T$  resistor can be calculated from the following equation:

$$R_{RT} = \frac{\frac{1}{f_{SW}} - 280 \text{ ns}}{152 \text{ pF}}$$
(1)

The RT pin can also be used to synchronize the internal oscillator to an external clock. The internal oscillator is synchronized to an external clock by AC coupling a positive edge into the RT/SYNC pin. The RT/SYNC pin voltage must exceed 3 V to trip the internal clock synchronization pulse detector. The free-running frequency should be set nominally 15% below the external clock frequency and the pulse width applied to the RT/SYNC pin must be less than 150 ns. Synchronization to an external clock more than twice the free-running frequency can produce abnormal behavior of the pulse-width modulator.





**2** 7-2. Basic Enable Configuration

#### 7.3.4 Error Amplifier and PWM Comparator

The internal high gain error amplifier generates an error signal proportional to the difference between the regulated output voltage and an internal precision voltage reference (1.205 V). The output of the error amplifier is connected to the COMP pin, allowing the user to connect loop compensation components. Generally a type II network, as illustrated in  $\boxtimes$  7-1, is sufficient. This network creates a pole at DC, a mid-band zero for phase boost and a high frequency pole for noise reduction. The PWM comparator compares the emulated current signal from the RAMP generator to the error amplifier output voltage at the COMP pin. A typical control loop gain and phase plot is shown in  $\forall 2 \forall 2 \Rightarrow 0.7$ .

#### 7.3.5 Ramp Generator

The ramp signal used for the pulse width modulator in current mode control is typically derived directly from the buck switch current. This signal corresponds to the positive slope portion of the buck inductor current. Using this signal for the PWM ramp simplifies the control loop transfer function to a single pole response and provides inherent input voltage feedforward compensation. The disadvantage of using the buck switch current signal for PWM control is the large leading edge spike due to circuit parasitics which must be filtered or blanked. Also, the current measurement can introduce significant propagation delays. The filtering time, blanking time, and propagation delay limit the minimum achievable pulse width. In applications where the input voltage can be relatively large in comparison to the output voltage, controlling small pulse widths and duty cycles are necessary for regulation. The LM5088 utilizes a unique ramp generator, which does not actually measure the buck switch current but rather reconstructs or emulates the signal. Emulating the inductor current provides a ramp signal that is free of leading edge spikes and measurement or filtering delays. The current reconstruction is comprised of two elements: a sample and hold DC level and an emulated current ramp.




図 7-3. Composition of Current Sense Signal

The sample and hold DC level illustrated in  $\boxtimes$  7-3 is derived from a measurement of the re-circulating (or freewheeling) diode current. The diode current flows through the current sense resistor connected between the CS and CSG pins. The voltage across the sense resistor is sampled and held just prior to the onset of the next conduction interval of the buck switch. The diode current sensing and sample and hold provide the DC level for the reconstructed current signal. The positive slope inductor current ramp is emulated by an external capacitor connected from the RAMP pin to GND and an internal voltage controlled current source. The ramp current source that emulates the inductor current is a function of the V<sub>IN</sub> and V<sub>OUT</sub> voltages per the following equation:

$$I_{RAMP} = 5 \ \mu A/V \times (VIN - V_{OUT}) + 25 \ \mu A$$

Proper selection of the RAMP capacitor depends upon the selected value of the output inductor and the current sense resistor ( $R_S$ ). For proper current emulation, the DC sample and hold value and the ramp amplitude must have the same dependence on the load current. That is:

$$C_{RAMP} = \frac{g_m \times L}{R_S \times A}$$

where

- $g_m$  is the ramp current generator transconductance (5  $\mu$ A/V).
- A is the gain of the current sense amplifier (10 V/V).

The RAMP capacitor must connected directly to the RAMP and GND pins of the IC.

(2)

(3)



For duty cycles greater than 50%, peak current mode control circuits are subject to subharmonic oscillation. Subharmonic oscillation is normally characterized by alternating wide and narrow pulses at the SW pin. Adding a fixed slope voltage ramp (slope compensation) to the current sense signal prevents this oscillation. The 25- $\mu$ A offset current supplied by the emulated current source provides a fixed slope to the ramp signal. In some high output voltage, high duty cycles applications, additional slope compensation can be required. In these applications, a pullup resistor can be added between the RAMP and VCC pins to increase the ramp slope compensation. A formula to configure pullup resistor is shown in  $2723 \times 8$ .

#### 7.3.6 Dropout Voltage Reduction

The LM5088 features unique circuitry to reduce the dropout voltage. Dropout voltage is defined as the difference between the minimum input voltage to maintain regulation and the output voltage ( $V_{IN(min)} - V_{OUT}$ ). Dropout voltage thus determines the lowest input voltage at which the converter maintains regulation. In a buck converter, dropout voltage primarily depends upon the maximum duty cycle. The maximum duty cycle is dependent on the oscillator frequency and minimum off time.

An approximation for the dropout voltage is:

Dropout\_Voltage = 
$$V_{OUT} \times \frac{T_{OFF(max)}}{T_{OSC} - T_{OFF(max)}}$$

where

- T<sub>OSC</sub> = 1 / f<sub>SW</sub>.
- T<sub>OFF (max)</sub> is the forced off time (280 ns typical, 365 ns maximum).
- f<sub>SW</sub> is the oscillator frequency.
- T<sub>OSC</sub> is the oscillator period.


From the above equation, it can be seen that for a given output voltage, reducing the dropout voltage requires either reducing the forced off time or oscillator frequency  $(1/T_{OSC})$ . The forced off time is limited by the time required to replenish the bootstrap capacitor and time required to sample the re-circulating diode current. The 365-ns forced off time of the LM5088 controller is a good trade-off between these two requirements. Thus, the LM5088 reduces dropout voltage by dynamically decreasing the operating frequency during dropout. The dynamic frequency control (DFC) is achieved using a dropout monitor, which detects a dropout condition and reduces the operating frequency. The operating frequency continues to decrease with decreasing input voltage until the frequency falls to the minimum value set by the DFC circuitry.

$$f_{SW(minDFC)} \cong 1 / 3 \times f_{SW(nominal)}$$

(5)

(4)

If the  $V_{IN}$  voltage continues to fall below this point, output regulation can no longer be maintained. The oscillator frequency reverts back to the nominal operating frequency set by the RT resistor when the input voltage increases above the dropout range. DFC circuitry does not affect the PWM during normal operating conditions.



#### 図 7-4. Dropout Voltage Reduction using Dynamic Frequency Control


#### 7.3.7 Frequency Dithering (LM5088-1 Only)

Electromagnetic interference (EMI) emissions are fundamentally associated with switch-mode power supplies due to sharp voltage transitions, diode reverse recovery currents, and the ringing of parasitic L-C circuits. These emissions conduct back to the power source or radiate into the environment and potentially interfere with nearby electronic systems. System designers typically use a combination of shielding, filtering, and layout techniques to reduce the EMI emissions sufficiently to satisfy EMI emission standards established by regulatory bodies. In a typical fixed frequency switching converter, narrowband emissions typically peak at the switching frequency with the successive harmonics having less energy. Dithering the oscillator frequency spreads the EMI energy over a range of frequencies, thus reducing the peak levels. Dithering can also reduce the system cost by reducing the size and quantity of EMI filtering components.


The LM5088-1 provides an optional frequency dithering function, which is enabled by connecting a capacitor from the dither pin (DITH) to GND. Connecting the DITH pin directly to GND disables frequency dithering, causing the oscillator to operate at the frequency established by the RT resistor. As shown in  $\boxtimes$  7-5, the C<sub>dither</sub> capacitor is used to generate a triangular wave centered at 1.2 V. This triangular waveform is used to manipulate the oscillator circuit such that the oscillator frequency modulates from -5% to +5% of the nominal operating frequency set by the RT resistor. The C<sub>dither</sub> capacitor value sets the rate of the low frequency modulation. For example, a lower value C<sub>dither</sub> capacitor modulates the oscillator frequency from -5% to +5% at a faster rate than a higher value capacitor. For the dither circuit to work effectively, the modulation rate must be much less than the oscillator frequency (f<sub>SW</sub>), select C<sub>dither</sub> such that:

$$C_{dither} \ge \frac{100 \times 25 \ \mu A}{f_{SW} \times 0.12V}$$





#### 図 7-5. Frequency Dithering Scheme



#### 図 7-6. Conducted Emissions Measured at the Input of a LM5088-Based Buck Converter

 $\boxtimes$  7-6 shows the conducted emissions on the LM5088 evaluation board input power line. It can be seen from the above picture that the peak emissions with non-dithering operation are centered narrowly at the operating frequency of the converter. With dithering operation, the conducted emissions are spread around the operating frequency and the maximum amplitude is reduced by approximately 10 dB.  $\boxtimes$  7-6 was captured using a Chroma DC power supply model number 62006P and an Agilent network analyzer model number 4395A.



### 7.3.8 Cycle-by-Cycle Current Limit

The LM5088 contains a current limit feature that protects the circuit from extended overcurrent conditions. The emulated current signal is directly proportional to the buck switch current and is applied to the current limit comparator. If the emulated current exceeds 1.2 V, the PWM cycle is terminated. The peak inductor current required to trigger the current limit comparator is given by:

$$I_{PEAK} = \frac{1.2V - 25 \ \mu A \ x \frac{V_{OUT}}{VIN \ x \ f_{SW} \ x \ C_{RAMP}}}{A \ x \ R_S}$$
or
$$I_{PEAK} \cong \frac{0.12V}{R_S}$$

(7)

where

- A is 10 V/V is the current sense amplifier gain.
- C<sub>RAMP</sub> is the ramp capacitor.
- R<sub>S</sub> is the sense resistor.

 $25 \ \mu\text{A x} \ \overline{\text{VIN x} \ f_{\text{SW}} \ x \ C_{\text{RAMP}}}$ 

- VIN X ISW X CRAMP is the voltage ramp added for slope compensation.
- 1.2 V is the reference of the current limit comparator.

Since the current that charges the RAMP capacitor is proportional to  $V_{IN} - V_{OUT}$ , if the output is suddenly shorted, the  $V_{OUT}$  term is zero and the RAMP charging current increases. The increased RAMP charging current immediately reduces the PWM duty cycle. The LM5088 also includes a buck switch protection scheme. A dedicated comparator monitors the drain-to-source voltage of the buck FET when it is turned on, if the  $V_{DS}$  exceeds 1.5 V, the comparator turns off the buck FET immediately. This feature helps protect the buck FET in catastrophic conditions, such as a sudden saturation of the inductor.

#### 7.3.9 Overload Protection Timer (LM5088-2 Only)


To further protect the external circuitry during a prolonged over current condition, the LM5088-2 provides a current limit timer to disable the switching regulator and provide a delay before restarting (hiccup mode). The number of current limit events required to trigger the restart mode is programmed by an external capacitor at the RES pin. During each PWM cycle, as shown in  $\boxtimes$  7-8, the LM5088 either sinks current from or sources current into the RES capacitor. If the emulated current ramp exceeds the 1.2-V current limit threshold, the present PWM cycle is terminated and the LM5088 sources 50  $\mu$ A into the RES pin capacitor during the next PWM clock cycle. If a current limit event is not detected in a given PWM cycle, the LM5088 disables the 50- $\mu$ A source current and sinks 27  $\mu$ A from the RES pin capacitor during the next cycle. In an overload condition, the LM5088 protects the converter with cycle-by-cycle current limiting until the voltage at RES pin reaches 1.2 V. When RES reaches 1.2 V, a hiccup mode sequence is initiated as follows:

- The SS capacitor is fully discharged.
- The RES capacitor is discharged with 1.2 µA
- Once the RES capacitor reaches 0.2 V, a normal soft-start sequence begins. This provides a time delay before restart.
- If the overload condition persists after restart, the cycle repeats.
- If the overload condition no longer exists after restart, the RES pin is held at ground by the 27-µA discharge current source and normal operation resumes.




The overload protection timer is very versatile and can be configured for the following modes of protection:

- 1. **Cycle-by-Cycle only:** The hiccup mode can be completely disabled by connecting the RES pin to GND. In this configuration, the cycle-by-cycle protection limits the output current indefinitely and no hiccup sequence occurs.
- 2. **Delayed Hiccup:** Connecting a capacitor to the RES pin provides a programmed number of cycle-by-cycle current limit events before initiating a hiccup mode restart, as previously described. The advantage of this configuration is that a short term overload does not cause a hiccup mode restart but during extended overload conditions, the average dissipation of the power converter is very low.
- 3. **Externally Controlled Hiccup:** The RES pin can also be used as an input. By externally driving the pin to a level greater than the 1.2-V hiccup threshold, the controller is forced into the delayed restart sequence. For example, the external trigger for a delayed restart sequence could come from an overtemperature protection or an output overvoltage sensor.



### 2 7-7. Current Limit Restart Circuit





#### 7.3.10 Soft Start

The soft-start (SS) feature forces the output to rise linearly until it reaches the steady-state operating voltage set by the feedback resistors. The LM5088 regulates the FB pin to the SS pin voltage or the internal 1.205-V reference, whichever is lower. At the beginning of the soft-start sequence, VSS = 0 V and an internal 11- $\mu$ A current source gradually increases the voltage of the external soft-start capacitor (C<sub>SS</sub>). An internal amplifier



clamps the SS pin voltage at 120 mV above the FB voltage. This feature provides soft start-controlled recovery with reduced output overshoot in the event that the output voltage momentarily dips out of regulation.

#### 7.3.11 HG Output

The LM5088 provides a high current, high-side driver and associated level shift circuit to drive an external Nchannel MOSFET. The gate driver works in conjunction with an internal diode and external bootstrap capacitor. A ceramic bootstrap capacitor is recommended, and must be connected directly between the BOOT and SW pins. During the off time of the buck switch, the bootstrap capacitor charges from VCC through an internal diode. When operating with a high PWM duty cycle, the HG output is forced-off each cycle for 365 ns (maximum) to make sure that BOOT capacitor is recharged. A *pre-charge* circuit, comprised of a MOSFET between SW and GND, is turned ON during the forced off time to help replenish the BOOT capacitor. The pre-charge circuit provides charge to the BOOT capacitor under light load or pre-biased load conditions when the SW voltage does not remain low during the entire off time.

#### 7.3.12 Thermal Protection

Internal thermal shutdown circuitry is provided to protect the integrated circuit in the event the maximum operating temperature is exceeded. When activated, typically at 165°C, the controller is forced into a low power reset state, disabling the output driver and the bias supply of the controller. The feature prevents catastrophic failures from accidental device over-heating.

### 7.4 Device Functional Modes

#### 7.4.1 EN Pin Modes

If the EN pin voltage is below 0.4 V, the regulator is in a low power state. If the EN pin voltage is between 0.4 V and 1.2 V, the controller is in standby mode. If the EN pin voltage is above 1.2 V, the controller is operational. An external voltage divider can be used to set a line undervoltage shutdown threshold. If the EN pin is left open, a  $5-\mu$ A pullup current forces the pin to the high state and enables the controller.



# 8 Application and Implementation


Note

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 8.1 Application Information

The LM5088 wide input range buck controller features all the functions necessary to implement an efficient highvoltage step-down converter using a minimum number of external components. The LM5088 is well-suited for a wide range of applications where efficient step-down of high, unregulated input voltage is required.

#### **8.2 Typical Application**



Copyright © 2016, Texas Instruments Incorporated

#### 図 8-1. LM5088 Typical Application Schematic

#### 8.2.1 Design Requirements

The procedure for calculating the external components is illustrated with the following design example. The circuit shown in  $\boxtimes$  9-1 and  $\boxtimes$  9-2 is configured for the following specifications:

- Output voltage = 5 V
- Input voltage = 5.5 V to 36 V
- Maximum load current = 7 A
- Switching frequency = 250 kHz

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Timing Resistor

The RT resistor sets the oscillator switching frequency. Higher frequencies result in smaller size components such as the inductor and filter capacitors. However, operating at higher frequencies also results in higher MOSFET and diode switching losses. Operation at 250 kHz was selected for this example as a reasonable compromise between size and efficiency.

The value of RT resistor can be calculated as follows:



$$R_{\rm RT} = \frac{\frac{1}{250 \text{ kHz}} - 280 \text{ ns}}{152 \text{ pF}} = 24.5 \text{ k}\Omega$$

(8)

The nearest standard value of 24.9  $k\Omega$  was chosen for RT.

#### 8.2.2.2 Output Inductor

The inductor value is determined based on the operating frequency, load current, ripple current, and the input and output voltages.

Knowing the switching frequency ( $f_{SW}$ ), maximum ripple current ( $I_{PP}$ ), maximum input voltage ( $V_{IN(max)}$ ), and the nominal output voltage ( $V_{OUT}$ ), the inductor value can be calculated as follows:




図 8-2. Inductor Current

The maximum ripple current occurs at the maximum input voltage. Typically,  $I_{PP}$  is selected between 20% and 40% of the full load current. Higher ripple current results in a smaller inductor. However, it places more burden on the output capacitor to smooth out the ripple current to achieve low output ripple voltage. For this example, 40% ripple was chosen for a smaller sized inductor.

$$L = \frac{5V}{0.4 \times 7A \times 250 \text{ kHz}} \times \left(1 - \frac{5V}{55V}\right) = 6.2 \text{ }\mu\text{H}$$
(10)

The nearest standard value of 6.8  $\mu$ H is used. To prevent saturation, the inductor must be rated for the peak current. During normal operation, the peak current occurs at maximum load current (plus maximum ripple). With properly scaled component values, the peak current is limited to V<sub>CS(TH)</sub>/R<sub>S</sub>during overload conditions. At the



maximum input voltage with a shorted output, the chosen inductor must be evaluated at elevated temperature. Note that the saturation current rating of inductors drops significantly at elevated temperatures.



#### 8.2.2.3 Current Sense Resistor

The current limit value  $(I_{LIM})$  is set by the current sense resistor  $(R_S)$ .

R<sub>S</sub> can be calculated by

$$R_{S} = \frac{V_{CS}}{(1 + \text{margin}) \times (I_{OUT} + 0.5 \times I_{PP}) + \frac{V_{OUT}}{L \times f_{SW}}}$$
$$= \frac{0.12}{(1 + 0.1) \times (7A + 0.5 \times 2.8) + \frac{5V}{6.8 \,\mu\text{H} \times 250 \,\text{kHz}}} \cong 10 \,\text{m}\Omega$$
(11)

Some *margin* beyond the maximum load current is recommended for the current limit threshold. In this design example, the current limit is set at 10% above the maximum load current, resulting in a  $R_S$  value of 10 m $\Omega$ . The CS and CSG pins must be Kelvin connected to the current sense resistor.

#### 8.2.2.4 Ramp Capacitor

With the inductor and sense resistor value selected, the value of the ramp capacitor ( $C_{RAMP}$ ) necessary for the emulation ramp circuit is given by:

$$C_{\text{RAMP}} = \frac{g_{\text{m}} \times L}{A \times R_{\text{S}}}$$
(12)

where

- L is the value of the output inductor.
- g<sub>m</sub> is the ramp generator transconductance (5 μA/V).
- A is the current sense amplifier gain (10 V/V).

For the current design example, the ramp capacitor is calculated as:

$$C_{\text{RAMP}} = \frac{5 \,\mu\text{A/V} \,x \,6.8 \,\mu\text{H}}{10 \text{V/V} \,x \,10 \,\text{m}\Omega} = 340 \,\text{pF}$$
(13)

The next lowest standard value, 270 pF, was selected for  $C_{RAMP}$ . An NPO capacitor with 5% or better tolerance is recommended. Note that selecting a capacitor value lower than the calculated value increases the slope compensation. Furthermore, selecting a ramp capacitor substantially lower or higher than the calculated value also results in incorrect PWM operation.

For  $V_{OUT} > 5$  V, internal slope compensation provided by the LM5088 may not be adequate for certain operating conditions especially at low input voltages. A pullup resistor may be added from the VCC to RAMP pin to increase the slope compensation. Optimal slope compensation current can be calculated from  $\neq$  14.

$$I_{OS} = V_{OUT} \times 5 \,\mu\text{A/V} \tag{14}$$

and  $R_{RAMP}$  is given by  $\neq 15$ .

$$R_{\text{RAMP}} = \frac{V_{\text{VCC}} - V_{\text{RAMP}}}{I_{\text{OS}} - 25 \ \mu\text{A}} \tag{15}$$




図 8-3. Additional Slope Compensation for V<sub>OUT</sub> > 5 V

#### 8.2.2.5 Output Capacitors

The output capacitors smooth the inductor current ripple and provide a source of charge for load transient conditions. The output capacitor selection is primarily dictated by the following specifications:

- Steady-state output peak-peak ripple (ΔV<sub>PK-PK</sub>)
- Output voltage deviation during transient condition (ΔV<sub>Transient</sub>)

For the 5-V output design example,  $\Delta V_{PK-PK}$  = 50 mV (1% of V<sub>OUT</sub>) and  $\Delta T_{Transient}$  = 100 mV (2% of V<sub>OUT</sub>) were chosen. The magnitude of output ripple primarily depends on ESR of the capacitors while load transient voltage deviation depends both on the output capacitance and ESR.

When a full load is suddenly removed from the output, the output capacitor must be large enough to prevent the inductor energy to raise the output voltage above the specified maximum voltage. In other words, the output capacitor must be large enough to absorb the maximum stored energy of the inductor. The stored energy equations of both the inductor and the output capacitor can be calculated with:

$$C_{O} = \frac{L \times \left(I_{O} + \frac{\Delta I_{PP}}{2}\right)^{2}}{\left(\Delta V + V_{OUT}\right)^{2} - V_{OUT}^{2}}$$
(16)

Evaluating, the above equation with a  $\Delta V_{OUT}$  of 100 mV results in an output capacitance of 475  $\mu$ F. As stated earlier, the maximum peak-to-peak ripple primarily depends on the ESR of the output capacitor and the inductor ripple current. To satisfy the  $\Delta V_{PK-PK}$  of 50 mV with 40% inductor current ripple, the ESR must be less than 15 m $\Omega$ . In this design example, a 470- $\mu$ F aluminum capacitor with an ESR of 10 m $\Omega$  is paralleled with two 47- $\mu$ F ceramic capacitors to further reduce the ESR.

#### 8.2.2.6 Input Capacitors

The input power supply typically has large source impedance at the switching frequency. Good quality input capacitors are necessary to limit the ripple voltage at the VIN pin while supplying most of the switch current during the on time. When the buck switch turns ON, the current into the external FET steps to the valley of the inductor current waveform at turn-on, ramps up to the peak value, and then drops to zero at turn-off. The input capacitors must be selected for RMS current rating and minimum ripple voltage. A good approximation for the ripple current is  $I_{RMS} > I_{OUT} / 2$ .

Select quality ceramic capacitors with a low ESR for the input filter. To allow for capacitor tolerances and voltage rating, five 2.2- $\mu$ F, 100-V ceramic capacitors were selected. With ceramic capacitors, the input ripple voltage is triangular and peaks at 50% duty cycle. Taking into account the capacitance change with DC bias, a worst case input peak-to-peak ripple voltage can be approximated with  $\neq$  17.

$$\Delta V_{IN} = \frac{I_{OUT}}{4 \text{ x } f_{SW} \text{ x } C_{IN}} = \frac{7A}{4 \text{ x } 250 \text{ kHz } \text{ x } 11 \text{ } \mu\text{F}} = 636 \text{ mV}$$

When the converter is connected to an input power source, a resonant circuit is formed by the line impedance and the input capacitors. This can result in an overshoot at the VIN pin and can result in VIN exceeding its

(17)

absolute maximum rating. Because of those conditions, it is recommended that either an aluminum type capacitor with an ESR or increasing  $C_{IN} > 10 \times L_{IN}$ . While using aluminum type capacitor, take care to not exceed its maximum ripple current rating. Tantalum capacitors must be avoided at the input as they are prone to shorting.

#### 8.2.2.7 VCC Capacitor

The capacitor at the VCC pin provides noise filtering and stability for the VCC regulator. The recommended value must be no smaller than 0.1 µF, and must be a good-quality, low-ESR, ceramic capacitor. A value of 1 µF was selected for this design.

#### 8.2.2.8 Bootstrap Capacitor

The bootstrap capacitor between HB and SW pins supplies the gate current to charge the high-side MOSFET gate at the turn-on of each cycle as well as supplying the recovery charge for the bootstrap diode (D1). The peak current can be several amperes. The recommended value of the bootstrap capacitor is at least 0.022 µF and must be a good-guality, low-ESR, ceramic capacitor located close to the pins of the IC. The absolute minimum value for the bootstrap capacitor is calculated as:

$$C_{HB} \ge \frac{Q_g}{\Delta V_{HB}}$$
(18)

where

- Q<sub>g</sub> is the high-side MOSFET gate charge.
- $\Delta \tilde{V}_{HB}$  is the tolerable voltage droop on C<sub>HB</sub>, which is typically less than 5% of the VCC.

A value of 0.1 µF was selected for this design.

### 8.2.2.9 Soft-Start Capacitor

The capacitor at the SS capacitor determines the soft-start time, the output voltage to reach the final regulated value. The value of C<sub>SS</sub> for a given time is determined from:

$$C_{SS} = \frac{t_{SS} \times 11 \ \mu A}{1.205 V}$$
(19)

For this design example, a value of 0.022  $\mu$ F was chosen for a soft-start time of approximately 2 ms.

### 8.2.2.10 Output Voltage Divider

R<sub>FB1</sub> and R<sub>FB2</sub> set the output voltage level. The ratio of these resistors can be calculated from:

$$\frac{R_{FB2}}{R_{FB1}} = \frac{VOUT}{1.205V} - 1$$
(20)

1.62 k $\Omega$  was chosen for R<sub>FB1</sub> in this design, which results in a R<sub>FB2</sub> value of 5.11 k $\Omega$ . A reasonable guide is to select the value of R<sub>FB1</sub> value such that the current through the resistor (1.2 V/ R<sub>FB1</sub>) is in between 1 mA and 100 µA.





#### 8.2.2.11 UVLO Divider

A voltage divider can be connected to the EN pin to the set the minimum start-up voltage (VIN<sub>(min)</sub>) of the regulator. If this feature is required, set the value of  $R_{UV2}$  between 10 k $\Omega$  and 100 k $\Omega$  and then calculate  $R_{UV1}$  from:

$$R_{UV1} = 1.2V \times \frac{R_{UV2}}{(V_{IN(min)} + (5 \ \mu A \times R_{UV2}) - 1.2V)}$$
(21)

In this design, for a  $V_{IN(min)}$  of 5 V,  $R_{UV2}$  was selected to be 54.9 k $\Omega$ , resulting in a  $R_{UV1}$  value of 16.2 k $\Omega$ . Install a capacitor parallel to  $R_{UV1}$  for filtering. If the EN pin is left open, the LM5088 begins operation once the upper VCC UV threshold of 4.0 V (typical) is reached.

#### 8.2.2.12 Restart Capacitor (LM5008-2 Only)

The basic operation of hiccup mode current limit is described in  $\forall 2 \neq 2 \Rightarrow 7.3.9$ . In the LM5088-2 application example, the RES pin is configured for delayed hiccup mode. Please refer to  $\forall 2 \neq 2 \Rightarrow 7.3.9$  to configure this pin in alternate configurations and also refer to  $\boxtimes$  7-8. The delay time to initiate a hiccup cycle (t1) is programmed by the selection of RES pin capacitor. In the case of continuous cycle-by-cycle current limit detection at the CS pin, the time required for C<sub>RES</sub> to reach the 1.2 V is given by:

$$T_{\text{restart\_delay}} = \frac{C_{\text{RES}} \times 1.2V}{50 \ \mu\text{A}} = C_{\text{RES}} \times 24\text{k}$$
(22)

The cool down time (t2) is set by the time taken to discharge the RES cap with 1.2- $\mu$ A current source. This feature reduces the input power drawn by the converter during a prolonged overcurrent condition. In this application, a 500- $\mu$ s delay time was selected. The minimum value of C<sub>RES</sub> capacitor must be no less than 0.022  $\mu$ F.

#### 8.2.2.13 MOSFET Selection

Selection of the buck MOSFET is governed by the same trade-offs as the switching frequency. Losses in power MOSFETs can be broken down into conduction losses and switching losses. The conduction loss is given by 式 23.

$$P_{DC} = D \times (I_0^2 \times R_{DS(ON)} \times 1.3)$$
(23)

where

- D is the duty cycle.
- I<sub>O</sub> is the maximum load current.

The factor 1.3 accounts for the increase in MOSFET on-resistance due to heating. Alternatively, for a more precise calculation, the factor of 1.3 can be ignored and the on-resistance of the MOSFET can be estimated using the  $R_{DS(ON)}$  vs Temperature curves in the MOSFET data sheet.

The switching loss occurs during the brief transition period as the MOSFET turns on and off. During the transition period both current and voltage are present in the MOSFET. The switching loss can be approximated as:

$$P_{SW} = 0.5 \times V_{IN} \times I_O \times (t_R + t_F) \times f_{SW}$$

where

- t<sub>R</sub>is the rise time of the MOSFET.
- t<sub>F</sub> is the fall time of the MOSFET.

The rise and fall times are usually mentioned in the MOSFET data sheet or can be empirically observed on the scope. There is another loss, which is associated with the buck MOSFET is the *gate-charging loss*. This loss

(24)

28 Submit Document Feedback

differs from the above two losses in the sense that it is dissipated in the LM5088 and not in the MOSFET itself. Gate charging loss,  $P_{GC}$ , results from the drive current charging the gate capacitance of the power MOSFET and is approximated as:

$$P_{GC} = VCC \times Q_q \times f_{SW}$$

For this example with the maximum input voltage of 55 V, the  $V_{DS}$  breakdown rating of the selected MOSFET must be greater than 55 V, plus any ringing across drain to source due to parasitics. In order to minimize switching time and gate drive losses, the selected MOSFET must also have low gate charge ( $Q_g$ ). A good choice of MOSFET for this design example is the SI7148DP which has a total gate charge of 30 nC and rise and fall times of 10 ns and 12 ns, respectively.

#### 8.2.2.14 Diode Selection

A Schottky type re-circulating diode is required for all LM5088 applications. The near ideal reverse recovery current transients and low forward voltage drop are particularly important diode characteristics for high input voltage and low output voltage applications common to LM5088. The diode switching loss is minimized in a Schottky diode because of near ideal reverse recovery. The conduction loss can be approximated by:

$$P_{dc \ diode} = (1 - D) \times I_O \times V_F$$

where

• V<sub>F</sub> is the forward drop of the diode.

The worst case is to assume a short circuit load condition. In this case, the diode carries the output current almost continuously. The reverse breakdown rating must be selected for the maximum input voltage level, plus some additional safety margin to withstand ringing at the SW node. For this application, a 60-V On Semiconductor Schottky diode (MBRB2060) with a specified forward drop of 0.6 V at 7 A at a junction temperature of 50°C was selected. For output loads of 5 A and greater and high input voltage applications, a diode in a D<sup>2</sup>PAK package is recommended to support the worst case power dissipation.

#### 8.2.2.15 Snubber Components Selection

Excessive ringing and spikes can cause erratic operation and couple spikes and noise to the output. Voltage spikes beyond the rating of the LM5088 or the re-circulating diode can damage these devices. A snubber network across the power diode reduces ringing and spikes at the switching node. Selecting the values for the snubber is best accomplished through empirical methods. First, make sure that the lead lengths for the snubber connections are very short. For the current levels typical for the LM5088, a resistor value between 3  $\Omega$  and 10  $\Omega$  must be adequate. As a rule of thumb, a snubber capacitor, which is four to five times the junction temperature of the Schottky diode reduce spikes adequately. Increasing the value of the snubber capacitor results in more damping but also results in higher losses. The power dissipation of the resistor is independent of the resistor value as the resistor dissipates the energy stored by the snubber capacitor. The power dissipation of the resistor can be approximated as:

 $\mathsf{P}_{\mathsf{R}\_\mathsf{SNUB}} = \mathsf{C}_{\mathsf{SNUB}} \times \mathsf{V}_{\mathsf{IN}(\mathsf{max})}^2 \times \mathsf{f}_{\mathsf{SW}}$ 

(27)

Copyright © 2022 Texas Instruments Incorporated



(25)



(29)

#### 8.2.2.16 Error Amplifier Compensation


 $R_{COMP}$ ,  $C_{COMP}$ , and  $C_{HF}$  configure the error amplifier gain characteristics to accomplish a stable voltage loop gain. One advantage of current mode control is the ability to close the loop with only two feedback components,  $R_{COMP}$  and  $C_{COMP}$ . The voltage loop gain is the product of the modulator gain and the error amplifier gain. For this example, the modulator can be treated as an ideal voltage-to-current (transconductance) converter. The DC modulator gain of the LM5088 can be modeled as:

DC Gain<sub>(MOD)</sub> =  $R_{LOAD} / (A \times R_S)$ 

The dominant low frequency pole of the modulator is determined by the load resistance ( $R_{LOAD}$ ) and the output capacitance ( $C_{OUT}$ ). The corner frequency of this pole is:

If 
$$R_{LOAD} = 5 \text{ V/7 A} = 0.714 \Omega$$
 and  $C_{OUT} = 500 \mu\text{F}$  (effective), then  $\text{FP}_{(MOD)} = 550 \text{ Hz}$ . (28)


For the 5-V design example, the modulator gain versus frequency characteristic was measured as shown in  $\boxtimes$  8-4.



🛛 8-4. Modular Gain Phase



Components  $R_{COMP}$  and  $C_{COMP}$  configure the error amplifier as a type II compensation configuration. The DC gain of the amplifier is 80 dB, which has a pole at low frequency and a zero at  $f_{Zero} = 1 / (2\pi \times R_{COMP} \times C_{COMP})$ . The error amplifier zero is set such that it cancels the modulator pole leaving a single pole response at the crossover frequency of the voltage loop. A single pole response at the crossover frequency yields a very stable loop with 90° of phase margin. For the design example, a target loop bandwidth (crossover frequency) of 15 kHz was selected. The compensation network zero ( $f_{Zero}$ ) must be at least an order of magnitude lower than the target crossover frequency. This constrains the product of  $R_{COMP}$  and  $C_{COMP}$  for a desired compensation network zero 1/ ( $2\pi \times R_{COMP} \times C_{COMP}$ ) to be less than 1.5 kHz. Increasing  $R_{COMP}$ , while proportionally decreasing  $C_{COMP}$ , decreases the error amp gain. For the design example,  $C_{COMP}$  was selected to be 18 k $\Omega$ . These values configure the compensation network zero at 0.6 kHz. The error amp gain at frequencies greater than  $f_{Zero}$  is  $R_{COMP} / R_{FB2}$ , which is approximately 3.56 (11dB).



🛛 8-5. Error Amplifier Gain and Phase

The overall voltage loop gain can be predicted as the sum (in dB) of the modulator gain and the error amp gain. If a network analyzer is available, the modulator gain can be measured and the error amplifier gain can be configured for the desired loop transfer function. If a network analyzer is not available, the error amplifier compensation components can be designed with the suggested guidelines. Step load transient tests can be performed to verify performance. The step load goal is minimum overshoot with a damped response.  $C_{HF}$  can be added to the compensation network to decrease noise susceptibility of the error amplifier. The value of  $C_{HF}$  must be sufficiently small since the addition of this capacitor adds a pole in the error amplifier transfer function. A good approximation of the location of the pole added by  $C_{HF}$  is  $f_{P2} = f_{Zero} \times C_{COMP} / C_{HF}$ . Using  $C_{HF}$  is recommended to minimize coupling of any switching noise into the modulator. The value of  $C_{HF}$  was selected as 100 pF for this design example.




図 8-6. Overall Loop Gain and Phase



### 8.2.3 Application Curves

See  $\boxtimes$  8-4 through  $\boxtimes$  8-6 for Typical Application Curves.



# 9 Power Supply Recommendations

### 9.1 Thermal Considerations

In a buck converter, most of the losses can be attributed to MOSFET conduction and switching loss, recirculating diode conduction loss, inductor DCR loss, and LM5088 V<sub>IN</sub> and V<sub>CC</sub> loss. The other dissipative components in a buck converter produce losses, but these other losses collectively account for about 2% of the total loss. Formulas to calculate all the major losses are described in their respective sections of this data sheet. The easiest method to determine the power dissipated within the LM5088 is to measure the total conversion losses ( $P_{IN} - P_{OUT}$ ), then subtract the power losses in the Schottky diode, MOSFET, output inductor, and snubber resistor. When operating at 7 A of output current and at 55 V, the power dissipation of the LM5088 is approximately 850 mW. The junction-to-ambient thermal resistance of the LM5088 mounted in the evaluation board is approximately 40°C with no airflow. At 25°C ambient temperature and no airflow, the predicted junction temperature is 25 + 40 × 0.9 = 61°C. The LM5088 has an exposed thermal pad to aid in power dissipation. Adding several vias under the device greatly reduces the controller junction temperature. The junction to ambient thermal resistance varies with application. The most significant variables are the area of copper in the PC board: the number of vias under the IC exposed pad and the amount of forced air cooling. The integrity of solder connection from the IC exposed pad to the PC board is critical. Excessive voids greatly diminish the thermal dissipation capacity.




図 9-1. LM5088-1 Application Schematic






図 9-2. LM5088-2 Application Schematic



# 10 Layout

# 10.1 Layout Guidelines

In a buck regulator, there are two loops where currents are switched very fast. The first loop starts from the input capacitors, through the buck MOSFET, to the inductor then out to the load. The second loop starts from the output capacitor ground, to the regulator PGND pins, to the current sense resistor, through the Schottky diode, to the inductor and then out to the load. Minimizing the area of these two loops reduces the stray inductance and minimizes noise, which can cause erratic operation. A ground plane is recommended as a means to connect the input filter capacitors of the output filter capacitors and the PGND pin of the regulator. Connect all of the low power ground connections ( $C_{SS}$ ,  $R_T$ , and  $C_{RAMP}$ ) directly to the regulator GND pin. Connect the GND pin and PGND pins together through to top-side copper area covering the entire underside of the device. Place several vias in this underside copper area to the ground plane. The input capacitor ground connection must be as close as possible to the current sense ground connection.

# 10.2 Layout Example




図 10-1. LM5088 Layout Example



# 11 Device and Documentation Support

#### **11.1 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 11.2 サポート・リソース

TI E2E<sup>™</sup> サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接 得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得るこ とができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

### 11.3 Trademarks

**TI E2E<sup>™</sup>** is a trademark of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

#### **11.4 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	.,					.,	(6)				
LM5088MH-1/NOPB	ACTIVE	HTSSOP	PWP	16	92	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LM5088 MH-1	Samples
LM5088MH-2/NOPB	ACTIVE	HTSSOP	PWP	16	92	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LM5088 MH-2	Samples
LM5088MHX-1/NOPB	ACTIVE	HTSSOP	PWP	16	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LM5088 MH-1	Samples
LM5088MHX-2/NOPB	ACTIVE	HTSSOP	PWP	16	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LM5088 MH-2	Samples
LM5088QMH-1/NOPB	ACTIVE	HTSSOP	PWP	16	92	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LM5088 QMH-1	Samples
LM5088QMH-2/NOPB	ACTIVE	HTSSOP	PWP	16	92	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LM5088 QMH-2	Samples
LM5088QMHX-1/NOPB	ACTIVE	HTSSOP	PWP	16	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LM5088 QMH-1	Samples
LM5088QMHX-2/NOPB	ACTIVE	HTSSOP	PWP	16	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LM5088 QMH-2	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



#### www.ti.com

# PACKAGE OPTION ADDENDUM

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF LM5088, LM5088-Q1 :

• Catalog : LM5088

• Automotive : LM5088-Q1

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects




Texas

STRUMENTS

# TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM5088MHX-1/NOPB	HTSSOP	PWP	16	2500	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM5088MHX-2/NOPB	HTSSOP	PWP	16	2500	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM5088QMHX-1/NOPB	HTSSOP	PWP	16	2500	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM5088QMHX-2/NOPB	HTSSOP	PWP	16	2500	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

26-Apr-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM5088MHX-1/NOPB	HTSSOP	PWP	16	2500	367.0	367.0	35.0
LM5088MHX-2/NOPB	HTSSOP	PWP	16	2500	367.0	367.0	35.0
LM5088QMHX-1/NOPB	HTSSOP	PWP	16	2500	367.0	367.0	35.0
LM5088QMHX-2/NOPB	HTSSOP	PWP	16	2500	367.0	367.0	35.0

# TEXAS INSTRUMENTS

www.ti.com

26-Apr-2023

# TUBE



# - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LM5088MH-1/NOPB	PWP	HTSSOP	16	92	495	8	2514.6	4.06
LM5088MH-2/NOPB	PWP	HTSSOP	16	92	495	8	2514.6	4.06
LM5088QMH-1/NOPB	PWP	HTSSOP	16	92	495	8	2514.6	4.06
LM5088QMH-2/NOPB	PWP	HTSSOP	16	92	495	8	2514.6	4.06


# **PWP0016A**



# **PACKAGE OUTLINE**

# PowerPAD<sup>™</sup> HTSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.
- 5. Features may not be present.




# **PWP0016A**

# **EXAMPLE BOARD LAYOUT**

# PowerPAD<sup>™</sup> HTSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).

9. Size of metal pad may vary due to creepage requirement.




# **PWP0016A**

# **EXAMPLE STENCIL DESIGN**

# PowerPAD<sup>™</sup> HTSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



#### 重要なお知らせと免責事項

TIは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供してお り、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供され ています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありま せん。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated