

🕳 Order

Now



#### LM60440, LM60430

参考資料

JAJSIM1 – FEBRUARY 2020

# LM604x0 3.8V~36V、3A および 4A 超小型の同期整流降圧型コンバータ

Technical


Documents

## 1 特長

- 低 EMI およびスイッチング・ノイズ
  - CISPR 22 Class 5 規格に準拠
  - 拡張 QFN パッケージにより寄生インダクタンスとス イッチ・モード・リンギングを最小化
- 堅牢な産業用アプリケーション向けの構成
  - 標準的な QFN フットプリント:1 つの大型サーマ ル・パッド、すべてのピンに外周から接続可能
  - ピン互換のバリエーション
    - LM60440 (36V、4A)
    - LM60430 (36V、3A)
  - 接合部温度範囲:-40℃~+150℃
  - 周波数:400kHz、1MHz
  - 出力電圧範囲: 1V~24V
- あらゆる負荷で高効率の電力変換
  - ピーク効率: 95%超
  - 10mA、12V<sub>IN</sub>、5V<sub>OUT</sub> で 90%の PFM 効率
  - 低い動作時静止電流: 25µA
- 機能安全性に対応
  - 機能安全システムの設計に役立つ資料を利用可 能
- WEBENCH<sup>®</sup> Power Designer により、LM60440 を使用するカスタム設計を作成

# 2 アプリケーション

- 産業用 PC と CPU (PLC コントローラ)
- サーボ・ドライブおよび AC ドライブ制御モ ジュール
- 医療用および計測用アプリケーション



## 概略回路図

# 3 概要

🥭 Tools &

Software

LM604x0 レギュレータは、堅牢な産業用アプリケーション 向けにクラス最高の効率を実現した使いやすい同期整流 降圧型 DC/DC コンバータです。LM60430 は最大 3A の 負荷電流を駆動でき、LM60440 は業界最小の 4A 降圧 型コンバータです。

Support &

Community

22

LM604x0は、ウェッタブル・フランクと、熱性能を強化する ためのサーマル・パッド付き標準QFNピン配置を採用し た超小型WQFNパッケージで供給されます。この拡張 QFNパッケージは寄生インダクタンスおよび抵抗が非常 に小さいため、スイッチ・ノードのリンギングを最小化し EMIを劇的に低減できると同時に、きわめて高い効率が 得られます。


LM604x0 はピーク電流モード制御を使用して、軽負荷時 に周波数を自動的にフォールドバックし、負荷範囲の全体 にわたって非常に優れた効率を達成します。低消費電力 と熱的に最適化された QFN パッケージにより、ソリュー ション・サイズと比べて高い電力密度を実現できます。ま た、このデバイスは外付け部品をほとんど必要とせず、 PCB レイアウトが単純になるように設計されたピン配置を 持っています。LM604x0 の小さなソリューション・サイズと 機能セットは、広範な最終機器を簡単に実装できるように 設計されています。

また、このデバイスには AEC-Q100 認定済みバージョン もあります。

## 製品情報<sup>(1)</sup>

型番	パッケージ	本体サイズ(公称)
LM60440	WQFN-13	3.00mm×2.00mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末 尾にある注文情報を参照してください。





### TEXAS INSTRUMENTS

www.ti.com

# 目次

1	特長	
2	アプ	リケーション1
3	概要	<u>.</u> 1
4	改訂	'履歴2
5	Dev	ice Comparison Table 3
6	Pin	Configuration and Functions 4
7	Spe	cifications5
	7.1	Absolute Maximum Ratings 5
	7.2	ESD Ratings5
	7.3	Recommended Operating Conditions5
	7.4	Thermal Information 6
	7.5	Electrical Characteristics 6
	7.6	Timing Characteristics7
	7.7	System Characteristics 8
8	Deta	ailed Description 9
	8.1	Overview
	8.2	Functional Block Diagram 9
	8.3	Feature Description 10
	8.4	Device Functional Modes 14

9	App	lication and Implementation	16
	9.1	Application Information	. 16
	9.2	Typical Application	. 16
	9.3	EMI	. 23
	9.4	What to Do and What Not to Do	. 24
10	Pow	ver Supply Recommendations	25
11	Lay	out	26
	11.1		
	11.2	Layout Example	. 28
12	デバ	イスおよびドキュメントのサポート	29
	12.1	デバイス・サポート	. 29
	12.2	ドキュメントのサポート	. 29
	12.3	ドキュメントの更新通知を受け取る方法	. 29
	12.4	サポート・リソース	. 29
	12.5	商標	. 30
	12.6	静電気放電に関する注意事項	. 30
	12.7	Glossary	. 30
13	メカニ	ニカル、パッケージ、および注文情報	30

# 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

日付	リビジョン	注
2020 年 2 月	*	初版



www.ti.com


# 5 Device Comparison Table

DEVICE OPTION	PACKAGE	FREQUENCY	RATED CURRENT	OUTPUT VOLTAGE
PLM60440ARPKR	RPK (WQFN-13)	400 kHz	4 A	Adjustable
PLM60430ARPKR	RPK (WQFN-13)	400 kHz	3 A	Adjustable
PLM60440DRPKR	RPK (WQFN-13)	1 MHz	4 A	Adjustable
PLM60440DRPKR	RPK (WQFN-13)	1 MHz	3 A	Adjustable

TEXAS INSTRUMENTS

www.ti.com

# 6 Pin Configuration and Functions



#### **Pin Functions**

F	PIN	TYPE	DECODIDION
NO.	NAME	TYPE	DESCRIPTION
1, 11	PGND	G	Power ground terminal. Connect to system ground and AGND. Connect to bypass capacitor with short wide traces.
2, 10	VIN	Р	Input supply to regulator. Connect a high-quality bypass capacitor or capacitors directly to this pin and PGND.
3, 12	SW	Р	Regulator switch node. Connect to power inductor. Pin 3 can be used to simplify the connection from the $C_{\text{BOOT}}$ capacitor to the SW pin.
4	BOOT	Ρ	Bootstrap supply voltage for internal high-side driver. Connect a high-quality 100-nF capacitor from this pin to the SW pin. On the WQFN package, connect the SW pin to NC on the PCB. This simplifies the connection from the $C_{BOOT}$ capacitor to the SW pin.
5	VCC	Р	Internal 5-V LDO output. Used as supply to internal control circuits. Do not connect to external loads. Can be used as logic supply for power-good flag. Connect a high quality 1-µF capacitor from this pin to GND.
6	AGND	G	Analog ground for regulator and system. Ground reference for internal references and logic. All electrical parameters are measured with respect to this pin. Connect to system ground on PCB.
7	FB	А	Feedback input to regulator. Connect to tap point of feedback voltage divider. Do not float. Do not ground.
8	PG	А	Open-drain power-good flag output. Connect to suitable voltage supply through a current limiting resistor. High = power OK, low = power bad. Flag pulls low when EN = Low. Can be left open when not used.
9	EN	А	Enable input to regulator. High = ON, low = OFF. Can be connected directly to VIN; Do not float.
13	DAP - Low impedance connection to PGND. Connect to system ground on PCB. Major heat dissipation path for the die. Must be used for heat sinking by soldering to ground copper on PCB. Thermal vias are preferred.		
A = Ana	alog, P = F	ower, G	= Ground

www.ti.com

# 7 Specifications

# 7.1 Absolute Maximum Ratings

Over the recommended operating junction temperature range<sup>(1)</sup>

	PARAMETER	MIN	MAX	UNIT
Voltages	VIN to PGND	-0.3	38	
	EN to AGND <sup>(2)</sup>	-0.3	V <sub>IN</sub> + 0.3	
Voltages	FB to AGND	-0.3	5.5	
	PG to AGND <sup>(2)</sup>	0	22	
	AGND to PGND	-0.3	0.3	V
	SW to PGND	-0.3	V <sub>IN</sub> + 0.3	
	SW to PGND less than 100-ns transients	-3.5	38	
	BOOT to SW	-0.3	5.5	
	VCC to AGND <sup>(3)</sup>	-0.3	5.5	
TJ	Junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The voltage on this pin must not exceed the voltage on the VIN pin by more than 0.3 V

(3) Under some operating conditions the VCC LDO voltage may increase beyond 5.5 V.

# 7.2 ESD Ratings

			VALUE	UNIT
M	Electrostatic discharge	Human-body model (HBM) <sup>(1)</sup>	±2500	V
V <sub>(ESD)</sub>	Electrostatic discribinge	Charged-device model (CDM) <sup>(2)</sup>	±750	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# 7.3 Recommended Operating Conditions

Over the recommended operating temperature range of -40°C to 150°C (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
	VIN to PGND	3.8	36	
Input voltage	EN <sup>(2)</sup>	0	V <sub>IN</sub>	V
	PG <sup>(2)</sup>	0	18	
Adjustable output voltage	V <sub>OUT</sub> <sup>(3)</sup>	1	24	V
Output current	I <sub>OUT</sub>	0	4	А

(1) Recommended operating conditions indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications, see *Electrical Characteristics*.

(2) The voltage on this pin must not exceed the voltage on the VIN pin by more than 0.3 V.

(3) The maximum output voltage can be extended to 95% of V<sub>IN</sub>; contact TI for details. Under no conditions should the output voltage be allowed to fall below zero volts.

# 7.4 Thermal Information

The value of R<sub>0JA</sub> given in this table is only valid for comparison with other packages and can not be used for design purposes. These values were calculated in accordance with JESD 51-7, and simulated on a 4-layer JEDEC board. They do not represent the performance obtained in an actual application. For design information see *Maximum Ambient Temperature*.

		LM60440/30	
	THERMAL METRIC <sup>(1)(2)</sup>	WQFN	UNIT
		13 PINS	
$R_{ ext{ heta}JA}$	Junction-to-ambient thermal resistance	54 <sup>(2)</sup>	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	37.8	°C/W
$R_{\thetaJB}$	Junction-to-board thermal resistance	15.3	°C/W
ΨJT	Junction-to-top characterization parameter	0.8	°C/W
ΨJB	Junction-to-board characterization parameter	15.2	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	24.2	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

(2) The value of R<sub>0JA</sub> given in this table is only valid for comparison with other packages and can not be used for design purposes. These values were calculated in accordance with JESD 51-7, and simulated on a 4-layer JEDEC board. They do not represent the performance obtained in an actual application. For design information see *Maximum Ambient Temperature*.

# 7.5 Electrical Characteristics

Limits apply over the operating junction temperature (T<sub>J</sub>) range of  $-40^{\circ}$ C to  $+150^{\circ}$ C, unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T<sub>J</sub> = 25°C, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply: V<sub>IN</sub> = 12 V, V<sub>EN</sub> = 4 V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLT	AGE					
V <sub>IN</sub>	Minimum operating input voltage				3.8	V
Ι <sub>Q</sub>	Non-switching input current; measured at VIN pin <sup>(1)</sup>	V <sub>FB</sub> = 1.2 V		24	34	μA
I <sub>SD</sub>	Shutdown quiescent current; measured at VIN pin	EN = 0		5	10	μA
ENABLE		•	1		*	
V <sub>EN-VCC-H</sub>	EN input level required to turn on internal LDO	Rising threshold			1	V
V <sub>EN-VCC-L</sub>	EN input level required to turn off internal LDO	Falling threshold	0.3			V
V <sub>EN-H</sub>	EN input level required to start switching	Rising threshold	1.2	1.231	1.26	V
V <sub>EN-HYS</sub>	Hysteresis below $V_{EN-H}$	Hysteresis below V <sub>EN-H</sub> ; falling		100		mV
INTERNAL SUI	PPLIES					
VCC	Internal LDO output voltage appearing at the VCC pin	$6 \text{ V} \leq \text{V}_{IN} \leq 36 \text{ V}$	4.75	5	5.25	V
V <sub>BOOT-UVLO</sub>	Bootstrap voltage undervoltage lock-out threshold <sup>(2)</sup>			2.2		V
VOLTAGE REF	ERENCE (FB PIN)					
V <sub>FB</sub>	Feedback voltage; ADJ option		0.985	1	1.015	V
CURRENT LIM	ITS <sup>(3)</sup>				·	
I <sub>SC</sub>	High-side current limit	LM60440		5.5		А
I <sub>SC</sub>	High-side current limit	LM60430		4.5		А
I <sub>LIMIT</sub>	Low-side current limit	LM60440		4.5		А
I <sub>LIMIT</sub>	Low-side current limit	LM60430		3.5		А
I <sub>PEAK-MIN</sub>	Minimum peak inductor current	LM60440		0.86		А

(1) This is the current used by the device open loop. It does not represent the total input current of the system when in regulation.

(2) When the voltage across the  $C_{BOOT}$  capacitor falls below this voltage, the low side MOSFET is turned on to recharge  $C_{BOOT}$ .

(3) The current limit values in this table are tested, open loop, in production. They may differ from those found in a closed loop application.



## LM60440, LM60430 JAJSIM1 – FEBRUARY 2020

#### www.ti.com

# **Electrical Characteristics (continued)**

Limits apply over the operating junction temperature (T<sub>J</sub>) range of -40°C to +150°C, unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T<sub>J</sub> = 25°C, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply:  $V_{IN}$  = 12 V,  $V_{EN}$  = 4 V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>PEAK-MIN</sub>	Minimum peak inductor current	LM60430		0.69		А
I <sub>ZC</sub>	Zero current detector threshold			-0.106		А
SOFT START						
t <sub>SS</sub>	Internal soft-start time		2.9	4.4	6	ms
POWER GOOD	(PG PIN)					
V <sub>PG-HIGH-UP</sub>	Power-good upper threshold - rising	% of FB voltage	105%	107%	110%	
V <sub>PG-HIGH-DN</sub>	Power-good upper threshold - falling	% of FB voltage	103%	105%	108%	
V <sub>PG-LOW-UP</sub>	Power-good lower threshold - rising	% of FB voltage	92%	94%	97%	
V <sub>PG-LOW-DN</sub>	Power-good lower threshold - falling	% of FB voltage	90%	92%	95%	
t <sub>PG</sub>	Power-good glitch filter delay <sup>(4)</sup>		60		170	μs
P		V <sub>IN</sub> = 12 V, V <sub>EN</sub> = 4 V		76	150	0
R <sub>PG</sub>	Power-good flag R <sub>DSON</sub>	V <sub>EN</sub> = 0 V		35	60	Ω
V <sub>IN-PG</sub>	Minimum input voltage for proper PG function	50-µA, EN = 0 V			2	V
V <sub>PG</sub>	PG logic low output	50-µA, EN = 0 V, V <sub>IN</sub> = 2V			0.2	V
OSCILLATOR						
fsw	Switching frequency		340	400	460	kHz
f <sub>sw</sub>	Switching frequency	"D" Version	0.85	1	1.15	MHz
MOSFETS						
R <sub>DS-ON-HS</sub>	High-side MOSFET ON- resistance			76	146	mΩ
R <sub>DS-ON-LS</sub>	Low-side MOSFET ON- resistance			51	96	mΩ

(4) See Power-Good Flag Output for details.

# 7.6 Timing Characteristics

Limits apply over the operating junction temperature (T<sub>J</sub>) range of  $-40^{\circ}$ C to  $+150^{\circ}$ C, unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T<sub>J</sub> = 25°C, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply: V<sub>IN</sub> = 12 V, V<sub>EN</sub> = 4 V.

		MIN	NOM	MAX	UNIT
t <sub>ON-MIN</sub>	Minimum switch on-time		55	80	ns
t <sub>OFF-MIN</sub>	Minimum switch off-time		50	70	ns
t <sub>ON-MAX</sub>	Maximum switch on-time		7	9	μs



# 7.7 System Characteristics

The following specifications apply to a typical applications circuit, with nominal component values. Specifications in the typical (TYP) column apply to  $T_1 = 25^{\circ}$ C only. Specifications in the minimum (MIN) and maximum (MAX) columns apply to the case of typical components over the temperature range of  $T_J = -40^{\circ}$ C to 150°C. These specifications are not ensured by production testing.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Operating input voltage range	V <sub>OUT</sub> = 3.3 V, I <sub>OUT</sub> = 0 A	3.8		36	V
	Output voltage regulation for V <sub>OUT</sub> = 5	$V_{OUT}$ = 5 V, $V_{IN}$ = 7 V to 36 V, $I_{OUT}$ = 0 A to 4 A	-1.6%		2.5%	
M	V <sup>(1)</sup>	$V_{OUT}$ = 5 V, $V_{IN}$ = 7 V to 36 V, $I_{OUT}$ = 1 A to 4 A	-1.6%		1.5%	
V <sub>OUT</sub>	Output voltage regulation for $V_{OUT} = 3.3$	$V_{OUT}$ = 3.3 V, $V_{IN}$ = 3.8 V to 36 V, $I_{OUT}$ = 0 A to 4 A	-1.6%		2.5%	
V <sup>(1)</sup>		$V_{OUT}$ = 3.3 V, $V_{IN}$ = 3.8 V to 36 V, $I_{OUT}$ = 1 A to 4 A	-1.6%		1.5%	
I <sub>SUPPLY</sub>	Input supply current when in regulation	$\label{eq:VIN} \begin{array}{l} V_{IN} = 12 \; V, \; V_{OUT} = 3.3 \; V, \; I_{OUT} = 0 \; A, \\ R_{FBT} = 1 \; M \Omega \end{array}$		25		μA
V <sub>DROP</sub>	Dropout voltage; (V <sub>IN</sub> – V <sub>OUT</sub> )	$V_{OUT} = 5 V, I_{OUT} = 1A$ Dropout at -1% of regulation, $f_{SW} = 140 \text{ kHz}$		150		mV
D <sub>MAX</sub>	Maximum switch duty cycle <sup>(2)</sup>	$V_{IN} = V_{OUT} = 12 \text{ V}, \text{ I}_{OUT} = 1 \text{ A}$		98%		
V <sub>HC</sub>	FB pin voltage required to trip short-circuit hiccup mode			0.4		V
t <sub>HC</sub>	Time between current-limit hiccup burst			94		ms
t <sub>D</sub>	Switch voltage dead time			2		ns
-		Shutdown temperature		165		°C
T <sub>SD</sub>	Thermal shutdown temperature	Recovery temperature		148		°C

(1) (2)

Deviation is with respect to  $V_{IN} = 12 \text{ V}$ ,  $I_{OUT} = 1 \text{ A}$ . In dropout the switching frequency drops to increase the effective duty cycle. The lowest frequency is clamped at approximately:  $f_{MIN} = 1000 \text{ J}$ 1 / ( $t_{ON-MAX} + t_{OFF-MIN}$ ).  $D_{MAX} = t_{ON-MAX} / (t_{ON-MAX} + t_{OFF-MIN})$ .




# 8 Detailed Description

## 8.1 Overview

The LM604x0 is a synchronous peak-current-mode buck regulator designed for a wide variety of applications. Advanced high speed circuitry allows the device to regulate from an input voltage of 20 V, while providing an output voltage of 3.3 V. The innovative architecture allows the device to regulate a 3.3-V output from an input of only 3.8 V. The regulator automatically switches modes between PFM and PWM depending on load. At heavy load, the device operates in PWM at a constant switching frequency. At light loads, the mode changes to PFM with diode emulation allowing DCM. This reduces the input supply current and keeps efficiency high. The device features internal loop compensation which reduces design time and requires fewer external components than externally compensated regulators.

The LM604x0 is available in an ultra-miniature WQFN package with wettable flanks. This enhanced QFN package features extremely small parasitic inductance and resistance, enabling very high efficiency while minimizing switch node ringing and dramatically reducing EMI. The VIN/PGND pin layout is symmetrical on either side of the WQFN package. This allows the input current magnetic fields to partially cancel, resulting in reduce EMI generation.

# 8.2 Functional Block Diagram



### 8.3 Feature Description

### 8.3.1 Power-Good Flag Output

The power-good flag function (PG output pin) of the LM604x0 can be used to reset a system microprocessor whenever the output voltage is out of regulation. This open-drain output goes low under fault conditions, such as current limit and thermal shutdown, as well as during normal start-up. A glitch filter prevents false flag operation for short excursions of the output voltage, such as during line and load transients. The timing parameters of the glitch filter are found in the *Electrical Characteristics* table. Output voltage excursions lasting less than t<sub>PG</sub> do not trip the power-good flag. Power-good operation can best be understood by reference to  $\boxtimes 1$  and  $\boxtimes 2$ . Note that during initial power up, a delay of about 4 ms (typical) is inserted from the time that EN is asserted to the time that the power-good flag goes high. This delay only occurs during start-up and is not encountered during normal operation of the power-good function.

The power-good output consists of an open-drain NMOS, requiring an external pullup resistor to a suitable logic supply. It can also be pulled up to either VCC or  $V_{OUT}$ , through a 100-k $\Omega$  resistor, as desired. If this function is not needed, the PG pin must be left floating. When EN is pulled low, the flag output is also forced low. With EN low, power good remains valid as long as the input voltage is  $\geq 2 V$  (typical). Limit the current into the power-good flag pin to less than 5 mA D.C. The maximum current is internally limited to about 35 mA when the device is enabled and about 65 mA when the device is disabled. The internal current limit protects the device from any transient currents that can occur when discharging a filter capacitor connected to this output.





図 1. Static Power-Good Operation



### Feature Description (continued)




#### 8.3.2 Enable and Start-up


Start-up and shutdown are controlled by the EN input. This input features precision thresholds, allowing the use of an external voltage divider to provide an adjustable input UVLO (see the *External UVLO* section). Applying a voltage of  $\geq V_{\text{EN-VCC}_H}$  causes the device to enter standby mode, powering the internal VCC, but not producing an output voltage. Increasing the EN voltage to  $V_{\text{EN-H}}$  fully enables the device, allowing it to enter start-up mode and starting the soft-start period. When the EN input is brought below  $V_{\text{EN-H}}$  by  $V_{\text{EN-HYS}}$ , the regulator stops running and enters standby mode. Further decrease in the EN voltage to below  $V_{\text{EN-HYS}}$ , the regulator stops the device. This behavior is shown in 🛛 3. The EN input can be connected directly to VIN if this feature is not needed. This input must not be allowed to float. The values for the various EN thresholds can be found in the *Electrical Characteristics* table.

The LM604x0 uses a reference-based soft start that prevents output voltage overshoots and large inrush currents as the regulator is starting up. A typical start-up waveform is shown in  $\mathbb{Z}$  4, indicating typical timings. The rise time of the output voltage is about 4 ms (see the *Electrical Characteristics*).



# Feature Description (continued)





## 8.3.3 Current Limit and Short Circuit

The LM604x0 incorporates both peak and valley inductor current limit to provide protection to the device from overloads and short circuits and limit the maximum output current. Valley current limit prevents inductor current runaway during short circuits on the output, while both peak and valley limits work together to limit the maximum output current of the converter. Cycle-by-cycle current limit is used for overloads, while hiccup mode is used for sustained short circuits. Finally, a zero current detector is used on the low-side power MOSFET to implement DEM at light loads (see the *Glossary*). The typical value of this current limit is found under I<sub>ZC</sub> in the *Electrical Characteristics*.




### Feature Description (continued)

LM60440, LM60430

When the device is overloaded, the valley of the inductor current may not reach below  $I_{LIMIT}$  (see the *Electrical Characteristics* table) before the next clock cycle. When this occurs, the valley current limit control skips that cycle, causing the switching frequency to drop. Further overload causes the switching frequency to continue to drop, and the inductor ripple current to increase. When the peak of the inductor current reaches the high-side current limit,  $I_{SC}$  (see the *Electrical Characteristics* table), the switch duty cycle is reduced and the output voltage falls out of regulation. This represents the maximum output current from the converter and is given approximately by  $\vec{x}$  1.

$$|_{OUT}|_{max} = \frac{|_{LIMIT} + |_{SC}}{2}$$

If, during current limit, the voltage on the FB input falls below about 0.4 V due to a short circuit, the device enters into hiccup mode. In this mode, the device stops switching for  $t_{HC}$  (see the *System Characteristics*), or about 94 ms and then goes through a normal re-start with soft start. If the short-circuit condition remains, the device runs in current limit for about 20 ms (typical) and then shuts down again. This cycle repeats, as shown in as long as the short-circuit-condition persists. This mode of operation helps reduce the temperature rise of the device during a hard short on the output. The output current is greatly reduced during hiccup mode. Once the output short is removed and the hiccup delay is passed, the output voltage recovers normally as shown in 🛛 6.



## 8.3.4 Undervoltage Lockout and Thermal Shutdown

The LM604x0 incorporates an undervoltage-lockout feature on the output of the internal LDO (at the VCC pin). When VCC reaches about 3.7 V, the device is ready to receive an EN signal and start up. When VCC falls below about 3 V, the device shuts down, regardless of EN status. Because the LDO is in dropout during these transitions, the above values roughly represent the input voltage levels during the transitions.

Thermal shutdown is provided to protect the regulator from excessive junction temperature. When the junction temperature reaches about 165°C the device shuts down; re-start occurs when the temperature falls to about 148°C.

(1)



## 8.4 Device Functional Modes


### 8.4.1 Auto Mode

In auto mode, the device moves between PWM and PFM as the load changes. At light loads, the regulator operates in PFM. At higher loads, the mode changes to PWM. The load current for which the device moves from PFM to PWM can be found in the *Application Curves*. The output current at which the device changes modes depends on the input voltage, inductor value, and the nominal switching frequency. For output currents above the curve, the device is in PWM mode. For currents below the curve, the device is in PFM. The curves apply for a nominal switching frequency of 400 kHz. At higher switching frequencies, the load at which the mode change occurs is greater. For applications where the switching frequency must be known for a given condition, the transition between PFM and PWM must be carefully tested before the design is finalized.

In PWM mode, the regulator operates as a constant frequency converter using PWM to regulate the output voltage. While operating in this mode, the output voltage is regulated by switching at a constant frequency and modulating the duty cycle to control the power to the load. This provides excellent line and load regulation and low output voltage ripple.

In PFM, the high-side MOSFET is turned on in a burst of one or more pulses to provide energy to the load. The duration of the burst depends on how long it takes the inductor current to reach  $I_{PEAK-MIN}$ . The periodicity of these bursts is adjusted to regulate the output, while diode emulation (DEM) is used to maximize efficiency (see *Glossary*). This mode provides high light-load efficiency by reducing the amount of input supply current required to regulate the output voltage at light loads. PFM results in very good light-load efficiency, but also yields larger output voltage ripple and variable switching frequency. Also, a small increase in output voltage, output voltage, and load. Typical switching waveforms in PFM and PWM are shown in  $\mathbb{Z}$  7 and  $\mathbb{Z}$  8.

See the Application Curves for output voltage variation with load in auto mode.



## 8.4.2 Dropout

The dropout performance of any buck regulator is affected by the R<sub>DSON</sub> of the power MOSFETs, the DC resistance of the inductor and the maximum duty cycle that the controller can achieve. As the input voltage level approaches the output voltage, the off-time of the high-side MOSFET starts to approach the minimum value (see the *Timing Characteristics*). Beyond this point, the switching can become erratic, and the output voltage falls out of regulation. To avoid this problem, the LM604x0 automatically reduces the switching frequency to increase the effective duty cycle and maintain regulation. In this data sheet, the dropout voltage is defined as the difference between the input and output voltage when the output has dropped by 1% of its nominal value. Under this condition, the switching frequency has dropped to its minimum value of about 140 kHz. Note that the 0.4 V short circuit detection threshold is not activated when in dropout mode.



### **Device Functional Modes (continued)**

#### 8.4.3 Minimum Switch On-Time

Every switching regulator has a minimum controllable on-time dictated by the inherent delays and blanking times associated with the control circuits. This imposes a minimum switch duty cycle and, therefore, a minimum conversion ratio. The constraint is encountered at high input voltages and low output voltages. To help extend the minimum controllable duty cycle, the LM604x0 automatically reduces the switching frequency when the minimum on-time limit is reached. This way the converter can regulate the lowest programmable output voltage at the maximum input voltage. An estimate for the approximate input voltage, for a given output voltage, before frequency foldback occurs is found in  $\vec{x}$  2. The values of  $t_{\rm ON}$  and  $f_{\rm SW}$  can be found in the *Electrical Characteristics* table. As the input voltage is increased, the switch on-time (duty-cycle) reduces to regulate the output voltage. When the on-time reaches the limit, the switching frequency drops, while the on-time remains fixed.

$$V_{IN} \le \frac{V_{OUT}}{t_{ON} \cdot f_{SW}}$$

(2)

# 9 Application and Implementation

### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 9.1 Application Information


The LM604x0 step-down DC-to-DC converter is typically used to convert a higher DC voltage to a lower DC voltage with a maximum output current of 4 A. The following design procedure can be used to select components for the LM604x0. Alternately, the WEBENCH Design Tool can be used to generate a complete design. This tool utilizes an iterative design procedure and has access to a comprehensive database of components. This allows the tool to create an optimized design and allows the user to experiment with various options.

#### 注

In this data sheet, the *effective* value of capacitance is defined as the actual capacitance under D.C. bias and temperature; not the rated or nameplate values. Use high-quality, low-ESR, ceramic capacitors with an X5R or better dielectric throughout. All high value ceramic capacitors have a large voltage coefficient in addition to normal tolerances and temperature effects. Under D.C. bias the capacitance drops considerably. Large case sizes and/or higher voltage ratings are better in this regard. To help mitigate these effects, multiple capacitors can be used in parallel to bring the minimum *effective* capacitance up to the required value. This can also ease the RMS current requirements on a single capacitor. A careful study of bias and temperature variation of any capacitor bank should be made in order to ensure that the minimum value of *effective* capacitance is provided.

# 9.2 Typical Application

図 9 shows a typical application circuit for the LM604x0. This device is designed to function over a wide range of external components and system parameters. However, the internal compensation is optimized for a certain range of external inductance and output capacitance. As a quick start guide, 表 2 and 表 3 provide typical component values for a range of the most common output voltages. The values given in the table are typical. Other values can be used to enhance certain performance criterion as required by the application. Note that for the WQFN package, the input capacitors are split and placed on either side of the package; see the *Input Capacitor Selection* section for more details.





## **Typical Application (continued)**

## 9.2.1 Design Requirements

表 1 provides the parameters for our detailed design procedure example:

### 表 1. Detailed Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage	12 V (6 V to 36 V)
Output voltage	5 V
Maximum output current	0 A to 4 A
Switching frequency	400 kHz

f <sub>sw</sub> (kHz)	V <sub>OUT</sub> (V)	L (µH)	C <sub>OUT</sub> (RATED CAPACITANCE)	$R_{FBT}$ (Ω)	R <sub>FBB</sub> (Ω)	C <sub>IN</sub> + C <sub>HF</sub>	C <sub>BOOT</sub>	C <sub>vcc</sub>	C <sub>FF</sub>
400	3.3	4.7	3 × 47 µF	100 k	43.2 k	4.7 μF + 2 × 220 nF	100 nF	1 µF	open
1000	3.3	2.2	2 × 22 µF	100 k	43.2 k	4.7 μF + 2 × 220 nF	100 nF	1 µF	open
400	5	6.8	4 × 47 μF + 22 μF	100 k	24.9 k	4.7 μF + 2 × 220 nF	100 nF	1 µF	open
1000	5	3.3	2 × 22 µF	100 k	24.9 k	4.7 μF + 2 × 220 nF	100 nF	1 µF	open
400	12	15	4 × 22 μF	100 k	9.09 k	4.7 μF + 2 × 220 nF	100 nF	1 µF	open
1000	12	5.2	4 × 10 μF	100 k	9.09 k	4.7 μF + 2 × 220 nF	100 nF	1 µF	open

### 表 2. LM60440 Typical External Component Values

f <sub>sw</sub> (kHz)	V <sub>OUT</sub> (V)	L (µH)	C <sub>OUT</sub> (RATED CAPACITANCE)	$R_{FBT}$ (Ω)	R <sub>FBB</sub> (Ω)	C <sub>IN</sub> + C <sub>HF</sub>	Своот	C <sub>vcc</sub>	C <sub>FF</sub>
400	3.3	5.6	4 × 22 μF	100 k	43.2 k	4.7 μF + 2 × 220 nF	100 nF	1 µF	open
1000	3.3	3.3	3 × 22 µF	100 k	43.2 k	4.7 μF + 2 × 220 nF	100 nF	1 µF	open
400	5	8.2	4 × 22 μF	100 k	24.9 k	4.7 μF + 2 × 220 nF	100 nF	1 µF	open
1000	5	4.7	3 × 22 µF	100 k	24.9 k	4.7 μF + 2 × 220 nF	100 nF	1 µF	open
400	12	15	4 × 22 µF	100 k	9.09 k	4.7 μF + 2 × 220 nF	100 nF	1 µF	open
1000	12	6.8	3 × 22 μF	100 k	9.09 k	4.7 μF + 2 × 220 nF	100 nF	1 µF	open

## 9.2.2 Detailed Design Procedure

The following design procedure applies to  $\boxtimes$  9 and  $\cancel{a}$  1.

## 9.2.2.1 Choosing the Switching Frequency

The choice of switching frequency is a compromise between conversion efficiency and overall solution size. Lower switching frequency implies reduced switching losses and usually results in higher system efficiency. However, higher switching frequency allows the use of smaller inductors and output capacitors, and hence a more compact design. For this example, the LM604x0 fixed 400-kHz switching frequency was chosen.

## 9.2.2.2 Setting the Output Voltage

The output voltage of the LM604x0is externally adjustable using a resistor divider network. The range of recommended output voltage is found in the *Recommended Operating Conditions* table. The divider network is comprised of R<sub>FBT</sub> and R<sub>FBB</sub>, and closes the loop between the output voltage and the converter. The converter regulates the output voltage by holding the voltage on the FB pin equal to the internal reference voltage, V<sub>REF</sub>. The resistance of the divider is a compromise between excessive noise pick-up and excessive loading of the output. Smaller values of resistance reduce noise sensitivity but also reduce the light-load efficiency. The recommended value for R<sub>FBT</sub> is 100 kΩ; with a maximum value of 1 MΩ. If a 1 MΩ is selected for R<sub>FBT</sub>, then a feedforward capacitor must be used across this resistor to provide adequate loop phase margin (see  $C_{FF}$  *Selection*). Once R<sub>FBT</sub> is selected,  $\vec{x}$  3 is used to select R<sub>FBB</sub>. V<sub>REF</sub> is nominally 1 V (see the *Electrical Characteristics* for limits).

(3)

**NSTRUMENTS** 

FXAS

$$R_{FBB} = \frac{R_{FBT}}{\left[\frac{V_{OUT}}{V_{REF}} - 1\right]}$$

For this 5-V example,  $R_{FBT} = 100 \text{ k}\Omega$  and  $R_{FBB} = 24.9 \text{ k}\Omega$  are chosen.

#### 9.2.2.3 Inductor Selection

The parameters for selecting the inductor are the inductance and saturation current. The inductance is based on the desired peak-to-peak ripple current and is normally chosen to be in the range of 20% to 40% of the maximum output current. Experience shows that the best value for inductor ripple current is 30% of the maximum load current. Note that when selecting the ripple current for applications with much smaller maximum load than the maximum available from the device, the maximum device current should be used.  $\pm$  4 can be used to determine the value of inductance. The constant K is the percentage of inductor current ripple. For this example, K = 0.3 was chosen and an inductance was found; the next standard value of 6.8 µH was selected.

$$L = \frac{(V_{IN} - V_{OUT})}{f_{SW} \cdot K \cdot I_{OUT max}} \cdot \frac{V_{OUT}}{V_{IN}}$$
(4)

Ideally, the saturation current rating of the inductor must be at least as large as the high-side switch current limit,  $I_{SC}$  (see the *Electrical Characteristics*). This ensures that the inductor does not saturate even during a short circuit on the output. When the inductor core material saturates, the inductance falls to a very low value, causing the inductor current to rise very rapidly. Although the valley current limit,  $I_{LIMIT}$ , is designed to reduce the risk of current run-away, a saturated inductor can cause the current to rise to high values very rapidly. This can lead to component damage; do not allow the inductor to saturate. Inductors with a ferrite core material have very *hard* saturation characteristics, but usually have lower core losses than powdered iron cores. Powered iron cores exhibit a *soft* saturation, allowing for some relaxation in the current rating of the inductor. However, they have more core losses at frequencies typically above 1 MHz. In any case, the inductor saturation current must not be less than the device low-side current limit,  $I_{LIMIT}$  (see the *Electrical Characteristics*). The maximum inductance is limited by the minimum current ripple required for the current mode control to perform correctly. As a rule-of-thumb, the minimum inductor ripple current must be no less than about 10% of the device maximum rated current under nominal conditions.

#### 9.2.2.4 Output Capacitor Selection

The value of the output capacitor and the ESR of the capacitor determine the output voltage ripple and load transient performance. The output capacitor bank is usually limited by the load transient requirements, rather than the output voltage ripple.  $\exists$  5 can be used to estimate a lower bound on the total output capacitance and an upper bound on the ESR, which is required to meet a specified load transient.

$$C_{OUT} \geq \frac{\Delta I_{OUT}}{f_{SW} \cdot \Delta V_{OUT} \cdot K} \cdot \left[ (1 - D) \cdot (1 + K) + \frac{K^2}{12} \cdot (2 - D) \right]$$

$$\mathsf{ESR} \leq \frac{(2+\mathsf{K}) \cdot \Delta \mathsf{V}_{\mathsf{OUT}}}{2 \cdot \Delta \mathsf{I}_{\mathsf{OUT}} \left[ 1 + \mathsf{K} + \frac{\mathsf{K}^2}{12} \cdot \left( 1 + \frac{1}{(1-\mathsf{D})} \right) \right]}$$

$$D = \frac{V_{OUT}}{V_{IN}}$$

where

- $\Delta V_{OUT}$  = output voltage transient
- $\Delta I_{OUT}$  = output current transient
- K = ripple factor from *Inductor Selection*

Once the output capacitor and ESR have been calculated,  $\pm 6$  can be used to check the peak-to-peak output voltage ripple; V<sub>r</sub>.

(5)



(6)

$$V_r \cong \Delta I_L \cdot \sqrt{\text{ESR}^2 + \frac{1}{(8 \cdot f_{\text{SW}} \cdot C_{\text{OUT}})^2}}$$

The output capacitor and ESR can then be adjusted to meet both the load transient and output ripple requirements.

For this example, a  $\Delta V_{OUT} \le 300 \text{ mV}$  for an output current step of  $\Delta I_{OUT} = 4 \text{ A}$  is required.  $\vec{tt}$  5 gives a minimum value of 86 µF and a maximum ESR of 0.022  $\Omega$ . Assuming a 20% tolerance and a 10% bias de-rating, you arrive at a minimum capacitance of 111 µF. This can be achieved with 2 × 47-µF and a 22-uF, 16-V ceramic capacitors in the 1210 case size. More output capacitance can be used to improve the load transient response. Ceramic capacitors can easily meet the minimum ESR requirements. In some cases, an aluminum electrolytic capacitor can be placed in parallel with the ceramics to help build up the required value of capacitance. In general, use a capacitor of at least 10 V for output voltages of 3.3 V or less and a capacitor of 16 V or more for output voltages of 5 V and above.

In practice, the output capacitor has the most influence on the transient response and loop phase margin. Load transient testing and Bode plots are the best way to validate any given design and must always be completed before the application goes into production. In addition to the required output capacitance, a small ceramic placed on the output can help reduce high frequency noise. Small case size ceramic capacitors in the range of 1 nF to 100 nF can be very helpful in reducing voltage spikes on the output caused by inductor and board parasitics.

The maximum value of total output capacitance must be limited to about 10 times the design value, or 1000  $\mu$ F, whichever is smaller. Large values of output capacitance can adversely affect the start-up behavior of the regulator as well as the loop stability. If values larger than noted here must be used, then a careful study of start-up at full load and loop stability must be performed.

### 9.2.2.5 Input Capacitor Selection

The ceramic input capacitors provide a low impedance source to the regulator in addition to supplying the ripple current and isolating switching noise from other circuits. A minimum of 10  $\mu$ F of ceramic capacitance is required on the input of the LM604x0. This must be rated for at least the maximum input voltage that the application requires; preferably twice the maximum input voltage. This capacitance can be increased to help reduce input voltage ripple and maintain the input voltage during load transients. In addition, a small case size, 220-nF ceramic capacitor must be used at the input, as close a possible to the regulator. This provides a high frequency bypass for the control circuits internal to the device. For this example a 4.7- $\mu$ F, 50-V, X7R (or better) ceramic capacitor is chosen. The 220 nF must also be rated at 50 V with an X7R dielectric. The WQFN package provides two input voltage pins and two power ground pins on opposite sides of the package. This allows the input capacitors to be split, and placed optimally with respect to the internal power MOSFETs, thus improving the effectiveness of the input bypassing. In this example, a single 4.7- $\mu$ F and two 100-nF ceramic capacitors at each VIN/PGND location.

Many times, it is desirable to use an electrolytic capacitor on the input in parallel with the ceramics. This is especially true if long leads/traces are used to connect the input supply to the regulator. The moderate ESR of this capacitor can help damp any ringing on the input supply caused by the long power leads. The use of this additional capacitor also helps with momentary voltage dips caused by input supplies with unusually high impedance.

Most of the input switching current passes through the ceramic input capacitor or capacitors. The approximate worst case RMS value of this current can be calculated from  $\pm$  7 and must be checked against the manufacturers' maximum ratings.

$$I_{\rm RMS} \cong \frac{I_{\rm OUT}}{2}$$
(7)

## **9.2.2.6 C**<sub>BOOT</sub>

The LM604x0 requires a bootstrap capacitor connected between the BOOT pin and the SW pin. This capacitor stores energy that is used to supply the gate drivers for the power MOSFETs. A high-quality ceramic capacitor of 100 nF and at least 10 V is required.

### 9.2.2.7 VCC

www.tij.co.jp

FXAS

**NSTRUMENTS** 

The VCC pin is the output of the internal LDO used to supply the control circuits of the regulator. This output requires a 1- $\mu$ F, 16-V ceramic capacitor connected from VCC to GND for proper operation. In general, avoid loading this output with any external circuitry. However, this output can be used to supply the pullup for the power-good function (see the *Power-Good Flag Output* section). A value of 100 k $\Omega$  is a good choice in this case. The nominal output voltage on VCC is 5 V; see the *Electrical Characteristics* for limits. Do not short this output to ground or any other external voltage.

### 9.2.2.8 C<sub>FF</sub> Selection

In some cases, a feedforward capacitor can be used across  $R_{FBT}$  to improve the load transient response or improve the loop-phase margin. This is especially true when values of  $R_{FBT} > 100 \text{ k}\Omega$  are used. Large values of  $R_{FBT}$ , in combination with the parasitic capacitance at the FB pin, can create a small signal pole that interferes with the loop stability. A  $C_{FF}$  can help to mitigate this effect.  $\vec{x}$  8 can be used to estimate the value of  $C_{FF}$ . The value found with  $\vec{x}$  8 is a starting point; use lower values to determine if any advantage is gained by the use of a  $C_{FF}$  capacitor. The *Optimizing Transient Response of Internally Compensated DC-DC Converters with Feedforward Capacitor Application Report* is helpful when experimenting with a feedforward capacitor.

$$C_{FF} < \frac{V_{OUT} \cdot C_{OUT}}{120 \cdot R_{FBT} \cdot \sqrt{\frac{V_{REF}}{V_{OUT}}}}$$

(8)

### 9.2.2.9 External UVLO

In some cases, an input UVLO level different than that provided internal to the device is needed. This can be accomplished by using the circuit shown in 🛛 10. The input voltage at which the device turns on is designated V<sub>ON</sub>; while the turnoff voltage is V<sub>OFF</sub>. First, a value for R<sub>ENB</sub> is chosen in the range of 10 k $\Omega$  to 100 k $\Omega$  and then  $\vec{t}$  9 is used to calculate R<sub>ENT</sub> and V<sub>OFF</sub>.

VIN




図 10. Setup for External UVLO Application

$$R_{ENT} = \left(\frac{V_{ON}}{V_{EN-H}} - 1\right) \cdot R_{ENB}$$

$$V_{OFF} = V_{ON} \cdot \left(1 - \frac{V_{EN-HYS}}{V_{EN-H}}\right)$$

where

- V<sub>ON</sub> = V<sub>IN</sub> turnon voltage
- $V_{OFF} = V_{IN}$  turnoff voltage

# (9)

#### 9.2.2.10 Maximum Ambient Temperature

As with any power conversion device, the LM604x0 dissipates internal power while operating. The effect of this power dissipation is to raise the internal temperature of the converter above ambient. The internal die temperature (T<sub>J</sub>) is a function of the ambient temperature, the power loss and the effective thermal resistance,  $R_{\theta JA}$  of the device and PCB combination. The maximum internal die temperature for the LM604x0 must be limited to 150°C. This establishes a limit on the maximum device power dissipation and therefore the load current.  $\vec{x}$  10 shows the relationships between the important parameters. It is easy to see that larger ambient temperatures (T<sub>A</sub>) and larger values of  $R_{\theta JA}$  reduce the maximum available output current. The converter efficiency can be



estimated by using the curves provided in this data sheet. If the desired operating conditions cannot be found in one of the curves, then interpolation can be used to estimate the efficiency. Alternatively, the EVM can be adjusted to match the desired application requirements and the efficiency can be measured directly. The correct value of  $R_{\theta JA}$  is more difficult to estimate. As stated in the *Semiconductor and IC Package Thermal Metrics Application Report*, the value of  $R_{\theta JA}$  given in the *Thermal Information* table is not valid for design purposes and must not be used to estimate the thermal performance of the application. The values reported in that table were measured under a specific set of conditions that are rarely obtained in an actual application.

$$I_{OUT}\big|_{MAX} = \frac{(T_J - T_A)}{R_{\theta JA}} \cdot \frac{\eta}{(1 - \eta)} \cdot \frac{1}{V_{OUT}}$$

where

η = efficiency


(10)

The effective  $R_{\theta JA}$  is a critical parameter and depends on many factors such as power dissipation, air temperature/flow, PCB area, copper heat-sink area, number of thermal vias under the package, and adjacent component placement; to mention just a few. The copper area given in the graph is for each layer; the top and bottom layers are 2 oz. copper each, while the inner layers are 1 oz. It must be remembered that the data given in these graphs are for illustration purposes only, and the actual performance in any given application depends on all of the previously mentioned factors.



# 9.2.3 Application Curves

Unless otherwise specified the following conditions apply:  $V_{IN} = 12 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . The circuit is shown in  $\boxtimes$  17, with the appropriate BOM from  $\frac{1}{8}$  4.











図 17. Circuit for Application Curves




٧c	оит	FREQUENCY	R <sub>FBB</sub>	C <sub>OUT</sub>	C <sub>IN</sub> + C <sub>HF</sub>	L	U1
5	ν	400 kHz	24.9 k	2 x 47 µF + 22µF	4.7 μF + 2 × 220 nF	$6.8~\mu\text{H}$ , 20.8 m $\Omega$	LM60440ARPKPR

# 9.3 EMI

EMI results depend critically on PCB layout and test setup. The results presented here are typical and given for information purposes only. The EMI filter used is shown in ⊠ 20. The limit lines shown refer to CISPR25 class 5.



# EMI (continued)





# 9.4 What to Do and What Not to Do

- Don't: Exceed the Absolute Maximum Ratings.
- Don't: Exceed the ESD Ratings.
- Don't: Exceed the Recommended Operating Conditions .
- **Don't:** Allow the EN input to float.
- Don't: Allow the output voltage to exceed the input voltage, nor go below ground.
- Don't: Use the value of R<sub>θJA</sub> given in the *Thermal Information* table to design your application. Us the information in the *Maximum Ambient Temperature* section.
- Do: Follow all the guidelines and suggestions found in this data sheet before committing the design to
  production. TI application engineers are ready to help critique your design and PCB layout to help make your
  project a success.



## **10 Power Supply Recommendations**

The characteristics of the input supply must be compatible with the *Absolute Maximum Ratings* and *Recommended Operating Conditions* found in this data sheet. In addition, the input supply must be capable of delivering the required input current to the loaded regulator. The average input current can be estimated with  $\vec{x}$  11, where  $\eta$  is the efficiency.

$$I_{IN} = \frac{V_{OUT} \cdot I_{OUT}}{V_{IN} \cdot \eta}$$

(11)

If the regulator is connected to the input supply through long wires or PCB traces, special care is required to achieve good performance. The parasitic inductance and resistance of the input cables can have an adverse effect on the operation of the regulator. The parasitic inductance, in combination with the low-ESR, ceramic input capacitors, can form an under damped resonant circuit, resulting in overvoltage transients at the input to the regulator. The parasitic resistance can cause the voltage at the VIN pin to dip whenever a load transient is applied to the output. If the application is operating close to the minimum input voltage, this dip can cause the regulator to momentarily shutdown and reset. The best way to solve these kind of issues is to reduce the distance from the input supply to the regulator and/or use an aluminum or tantalum input capacitor in parallel with the ceramics. The moderate ESR of these types of capacitors help damp the input resonant circuit and reduce any overshoots. A value in the range of 20  $\mu$ F to 100  $\mu$ F is usually sufficient to provide input damping and help to hold the input voltage steady during large load transients.

Sometimes, for other system considerations, an input filter is used in front of the regulator. This can lead to instability, as well as some of the effects mentioned above, unless it is designed carefully. The user guide *AN-2162 Simple Success With Conducted EMI From DCDC Converters* provides helpful suggestions when designing an input filter for any switching regulator.

In some cases, a transient voltage suppressor (TVS) is used on the input of regulators. One class of this device has a *snap-back* characteristic (thyristor type). The use of a device with this type of characteristic is not recommended. When the TVS fires, the clamping voltage falls to a very low value. If this voltage is less than the output voltage of the regulator, the output capacitors discharge through the device back to the input. This uncontrolled current flow can damage the device.

The input voltage must not be allowed to fall below the output voltage. In this scenario, such as a shorted input test, the output capacitors discharges through the internal parasitic diode found between the VIN and SW pins of the device. During this condition, the current can become uncontrolled, possibly causing damage to the device. If this scenario is considered likely, then a Schottky diode between the input supply and the output should be used.

# 11 Layout

# 11.1 Layout Guidelines

The PCB layout of any DC/DC converter is critical to the optimal performance of the design. Bad PCB layout can disrupt the operation of an otherwise good schematic design. Even if the converter regulates correctly, bad PCB layout can mean the difference between a robust design and one that cannot be mass produced. Furthermore, the EMI performance of the regulator is dependent on the PCB layout, to a great extent. In a buck converter, the most critical PCB feature is the loop formed by the input capacitor or input capacitors, and power ground, as shown in 🛛 21. This loop carries large transient currents that can cause large transient voltages when reacting with the trace inductance. These unwanted transient voltages will disrupt the proper operation of the converter. Because of this, the traces in this loop must be wide and short, and the loop area as small as possible to reduce the parasitic inductance.


- 1. Place the input capacitor or capacitors as close as possible to the VIN and GND terminals. VIN and GND pins are adjacent, simplifying the input capacitor placement. With the WQFN package there are two VIN/PGND pairs on either side of the package. This provides for a symmetrical layout and helps minimize switching noise and EMI generation. A wide VIN plane must be used on a lower layer to connect both of the VIN pairs together to the input supply; see 22.
- 2. *Place bypass capacitor for VCC close to the VCC pin.* This capacitor must be placed close to the device and routed with short, wide traces to the VCC and GND pins.
- 3. Use wide traces for the C<sub>BOOT</sub> capacitor. Place C<sub>BOOT</sub> close to the device with short/wide traces to the BOOT and SW pins.
- 4. Place the feedback divider as close as possible to the FB pin of the device. Place R<sub>FBB</sub>, R<sub>FBT</sub>, and C<sub>FF</sub>, if used, physically close to the device. The connections to FB and GND must be short and close to those pins on the device. The connection to V<sub>OUT</sub> can be somewhat longer. However, this latter trace must not be routed near any noise source (such as the SW node) that can capacitively couple into the feedback path of the regulator.
- 5. Use at least one ground plane in one of the middle layers. This plane acts as a noise shield and also act as a heat dissipation path.
- 6. *Provide wide paths for VIN, VOUT, and GND.* Making these paths as wide and direct as possible reduces any voltage drops on the input or output paths of the converter and maximizes efficiency.
- 7. Provide enough PCB area for proper heat sinking. As stated in the Maximum Ambient Temperature section, enough copper area must be used to ensure a low R<sub>0JA</sub>, commensurate with the maximum load current and ambient temperature. Make the top and bottom PCB layers with two-ounce copper; and no less than one ounce. If the PCB design uses multiple copper layers (recommended), thermal vias can also be connected to the inner layer heat-spreading ground planes.
- 8. *Keep switch area small.* Keep the copper area connecting the SW pin to the inductor as short and wide as possible. At the same time the total area of this node should be minimized to help reduce radiated EMI.

See the following PCB layout resources for additional important guidelines:

- Layout Guidelines for Switching Power Supplies
- Simple Switcher PCB Layout Guidelines
- Construction Your Power Supply- Layout Considerations
- Low Radiated EMI Layout Made Simple with LM4360x and LM4600x



## Layout Guidelines (continued)




21. Current Loops with Fast Edges

#### 11.1.1 Ground and Thermal Considerations

As mentioned above, TI recommends using one of the middle layers as a solid ground plane. A ground plane provides shielding for sensitive circuits and traces. It also provides a quiet reference potential for the control circuitry. The AGND and PGND pins must be connected to the ground planes using vias next to the bypass capacitors. PGND pins are connected directly to the source of the low side MOSFET switch, and also connected directly to the grounds of the input and output capacitors. The PGND net contains noise at the switching frequency and can bounce due to load variations. The PGND trace, as well as the VIN and SW traces, must be constrained to one side of the ground planes. The other side of the ground plane contains much less noise and must be used for sensitive routes.

Use as much copper as possible, for system ground plane, on the top and bottom layers for the best heat dissipation. Use a four-layer board with the copper thickness for the four layers, starting from the top as: 2 oz / 1 oz / 1 oz / 2 oz. A four-layer board with enough copper thickness, and proper layout, provides low current conduction impedance, proper shielding, and lower thermal resistance.

# 11.2 Layout Example





# 12 デバイスおよびドキュメントのサポート

12.1 デバイス・サポート

# 12.1.1 開発サポート

# 12.1.1.1 WEBENCH®ツールによるカスタム設計

ここをクリックすると、WEBENCH® Power Designer により、LM60440 デバイスを使用するカスタム設計を作成できます。

1. 最初に、入力電圧(V<sub>IN</sub>)、出力電圧(V<sub>OUT</sub>)、出力電流(I<sub>OUT</sub>)の要件を入力します。

- 2. オプティマイザのダイヤルを使用して、効率、占有面積、コストなどの主要なパラメータについて設計を最適化します。
- 3. 生成された設計を、テキサス・インスツルメンツが提供する他の方式と比較します。

WEBENCH Power Designerでは、カスタマイズされた回路図と部品リストを、リアルタイムの価格と部品の在庫情報と併せて参照できます。

通常、次の操作を実行可能です。

- 電気的なシミュレーションを実行し、重要な波形と回路の性能を確認する。
- 熱シミュレーションを実行し、基板の熱特性を把握する。
- カスタマイズされた回路図やレイアウトを、一般的なCADフォーマットで出力する。
- 設計のレポートをPDFで印刷し、設計を共有する。

WEBENCHツールの詳細は、www.ti.com/WEBENCHでご覧になれます。

# 12.2 ドキュメントのサポート

## 12.2.1 関連資料

関連資料については、以下を参照してください。

- 『システムの基本設計に応じた熱設計』
- 『露出パッド・パッケージで最良の熱抵抗を実現するための基板レイアウト・ガイド』
- 『半導体およびICパッケージの熱指標』
- 『LM43603およびLM43602による簡単な熱設計』
- 『熱特性強化型パッケージ PowerPAD™』
- 『PowerPAD<sup>TM</sup>の簡単な使用法』
- 『新しい温度指標の使用』
- 『スイッチング電源のレイアウトのガイドライン』
- 『Simple Switcher PCBレイアウト・ガイドライン』
- 『独自電源の構築 レイアウトの考慮事項』
- 『LM4360xおよびLM4600xによる低放射EMIレイアウトの簡単な作成』

# 12.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

# 12.4 サポート・リソース

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

# 12.5 商標

PowerPAD, E2E are trademarks of Texas Instruments. WEBENCH is a registered trademark of Texas Instruments. All other trademarks are the property of their respective owners.

# 12.6 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防 ▲ 」 止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

# 12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もありま す。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。



# **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	( )		-		-	()	(6)	(-)		x · - /	
LM60430ARPKR	ACTIVE	WQFN-HR	RPK	13	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	6430A	Samples
LM60430DRPKR	ACTIVE	WQFN-HR	RPK	13	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	6430D	Samples
LM60440ARPKR	ACTIVE	WQFN-HR	RPK	13	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	6440A	Samples
LM60440DRPKR	ACTIVE	WQFN-HR	RPK	13	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	6440D	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

# TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM60430ARPKR	WQFN- HR	RPK	13	3000	180.0	12.5	2.2	3.2	0.9	4.0	12.0	Q1
LM60430DRPKR	WQFN- HR	RPK	13	3000	180.0	12.5	2.2	3.2	0.9	4.0	12.0	Q1
LM60440ARPKR	WQFN- HR	RPK	13	3000	180.0	12.5	2.2	3.2	0.9	4.0	12.0	Q1
LM60440DRPKR	WQFN- HR	RPK	13	3000	180.0	12.5	2.2	3.2	0.9	4.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

17-Apr-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM60430ARPKR	WQFN-HR	RPK	13	3000	205.0	200.0	33.0
LM60430DRPKR	WQFN-HR	RPK	13	3000	205.0	200.0	33.0
LM60440ARPKR	WQFN-HR	RPK	13	3000	205.0	200.0	33.0
LM60440DRPKR	WQFN-HR	RPK	13	3000	205.0	200.0	33.0


# **RPK0013A**



# **PACKAGE OUTLINE**

# WQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.




# **RPK0013A**

# **EXAMPLE BOARD LAYOUT**

# WQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

3. This package is designed to be soldered to thermal pads on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

4. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.




# **RPK0013A**

# **EXAMPLE STENCIL DESIGN**

# WQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### 重要なお知らせと免責事項

TIは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供してお り、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供され ています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありま せん。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated