TEXAS INSTRUMENTS
LMC6032, LMC6034
JAJS745D – NOVEMBER 1994 – REVISED FEBRUARY 2024

LMC603x CMOS デュアル オペアンプ

1 特長

- 2kΩ および 600Ω 負荷について動作を規定
- 高い電圧ゲイン:126dB、2kΩ
- 低いオフセット電圧ドリフト:2.3μV/°C
- 超低入力バイアス電流:40fA
- 入力同相範囲に V- を含む
- 標準の 5V および 15V 電源で動作
- I_Q = 375μA / アンプ、V+ に非依存
- 低ノイズ: 22nV/√Hz
- スルーレート:1.1V/μs
- TLC272 よりも性能が向上

2 アプリケーション

- ハイ インピーダンスのバッファまたはプリアンプ
- 電流/電圧コンバータ
- 長時間積分器
- サンプル / ホールド回路
- 医療用計測装置

3 概要

デュアル LMC6032 およびクワッド LMC6034 (LMC603x) は、単一電源またはデュアル電源で動作する CMOS オペアンプです。デバイスの性能としては、グランドに達する入力同相範囲、低い入力バイアス電流、2kΩ および 600Ω などの現実的な負荷への高い電圧ゲインなどの特長を備えています。


このチップは、TI の先進的な CMOS プロセスで製造されます。

より高性能な特性が必要な場合は、OPA928 を参照してください。


製品情報

部品番号	チャネル	パッケージ (1)
LMC6032	デュアル	D (SOIC、8)
		P (PDIP、8)
LMC6034	クワッド	D (SOIC、14)
		P (PDIP、14)

(1) 詳細については、セクション 9 を参照してください。



代表的なアプリケーション：RES11A を使った計装アンプ




代表的なアプリケーション：10Hz ハイパス フィルタ

このリソースの元の言語は英語です。翻訳は概要を便宜的に提供するもので、自動化ツール (機械翻訳) を使用していることがあり、TI では翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、ti.com で必ず最新の英語版をご参照くださいますようお願いいたします。

Table of Contents

1 特長 ... 1
2 アプリケーション ... 1
3 概要 ... 1
4 Pin Configuration and Functions ... 2
5 Specifications ... 4
5.1 Absolute Maximum Ratings ... 4
5.2 ESD Ratings ... 4
5.3 Recommended Operating Conditions ... 4
5.4 Thermal Information LMC6032 ... 5
5.5 Thermal Information LMC6034 ... 5
5.6 Electrical Characteristics ... 6
Typical Characteristics ... 8
6 Application and Implementation ... 11
6.1 Application Information ... 11
6.2 Typical Applications ... 15
6.3 Layout ... 18
7 Device and Documentation Support ... 20
7.1 ドキュメントの更新通知を受け取る方法 ... 20
7.2 サポート・リソース ... 20
7.3 静電気放電に関する注意事項 ... 20
7.4 用語集 ... 20
8 Revision History ... 20
9 Mechanical, Packaging, and Orderable Information ... 21

4 Pin Configuration and Functions




LMC6032 D Package, 8-Pin SOIC, and P Package, 8-Pin PDIP (Top View)

表 4-1. Pin Functions: LMC6032

PIN		TYPE	DESCRIPTION
NAME	NO.		
+IN A	3	Input	Noninverting input, channel A
–IN A	2	Input	Inverting input, channel A
+IN B	5	Input	Noninverting input, channel B
–IN B	6	Input	Inverting input, channel B
OUT A	1	Output	Output, channel A
OUT B	7	Output	Output, channel B
V+	8	Power	Positive (highest) power supply
V–	4	Power	Negative (lowest) power supply

Copyright © 2024 Texas Instruments Incorporated



LMC6034 D Package, 14-Pin SOIC, and P Package, 14-Pin PDIP (Top View)

表 4-2. Pin Functions: LMC6034

PIN		TYPE	DESCRIPTION
NAME	NO.		
+IN A	3	Input	Noninverting input, channel A
+IN B	5	Input	Noninverting input, channel B
+IN C	10	Input	Noninverting input, channel C
+IN D	12	Input	Noninverting input, channel D
–IN A	2	Input	Inverting input, channel A
–IN B	6	Input	Inverting input, channel B
–IN C	9	Input	Inverting input, channel C
–IN D	13	Input	Inverting input, channel D
OUT A	1	Output	Output, channel A
OUT B	7	Output	Output, channel B
OUT C	8	Output	Output, channel C
OUT D	14	Output	Output, channel D
V+	4	Power	Positive (highest) power supply
V–	11	Power	Negative (lowest) power supply

Copyright © 2024 Texas Instruments Incorporated

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
Differential input voltage			±Supply voltage	V
Supply voltage, V_S = (V+) – (V–)	Single supply	0	16	V
	Dual supply		±8	
Output short circuit	To V+		See(2)	mA
	To V–		See(3)	
Signal input pins	Voltage	(V–) – 0.3	(V+) + 0.3	V
	Current		±5	mA
Output pin current			±18	mA
Power supply pin	Current		35	mA
Power dissipation		See(4)		
Temperature	Operating, T_A	–40	150	°C
	Junction, T_J		150	
	Storage, T_{stg}	–65	150	
	Lead (soldering, 10 sec.)		260	

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
(3) Do not connect output to V+, when V+ is greater than 13V or reliability will be adversely affected.
(4) The maximum power dissipation is a function of $T_{J(max)}$, θ_{JA}, and T_A. The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(max)} – T_A) / \theta_{JA}$

5.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)	±1000	V

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	NOM	MAX	UNIT
Supply voltage, V_S = (V+) – (V–)	Single supply	4.75		15.5	V
	Dual supply	±2.375		±7.75	
Specified temperature		–40		85	°C
Power dissipation				See(2)	

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the *Electrical Characteristics*. The ensured specifications apply only for the test conditions listed.
(2) For operating at elevated temperatures the device must be derated based on the thermal resistance θ_{JA} with $P_D = (T_J – T_A) / \theta_{JA}$. All numbers apply for packages soldered directly into a printed circuit board.

Copyright © 2024 Texas Instruments Incorporated

5.4 Thermal Information LMC6032

THERMAL METRIC[1]		LMC6032		UNIT
		D (SOIC)	P (PDIP)	
		8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	165	101	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

5.5 Thermal Information LMC6034

THERMAL METRIC[1]		LMC6034		UNIT
		D (SOIC)	P(PDIP)	
		14 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	115	85	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

Copyright © 2024 Texas Instruments Incorporated

5.6 Electrical Characteristics

at T_A = +25°C, V_S = 5V (V– = 0V), V_{CM} = 1.5V, V_{OUT} = V_S / 2, and R_L = 1MΩ connected to V_S / 2 (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
OFFSET VOLTAGE							
V_{OS}	Input offset voltage				±1	±9	mV
		T_A = –40°C to +85°C				±11	
dV_{OS}/dT	Input offset voltage drift	T_A = –40°C to +85°C			±2.3		µV/°C
PSRR	Power-supply rejection ratio	Positive, 5V ≤ V+ ≤ 15V		63	83		dB
			T_A = –40°C to +85°C	60			
		Negative, –5V ≤ V+ ≤ –10V		74	94		
			T_A = –40°C to +85°C	70			
INPUT BIAS CURRENT							
I_B	Input bias current				±40		fA
		T_A = –40°C to +85°C				±200	pA
I_{OS}	Input offset current				±10		fA
		T_A = –40°C to +85°C				±100	pA
NOISE							
e_n	Input voltage noise density	f = 1kHz			22		nV/√Hz
i_n	Input current noise density	f = 1kHz			4		fA/√Hz
THD	Total harmonic distortion	f= 10kHz, G = –10V/V, R_L = 2kΩ, V_O = 8V_{pp}, V_S = ±5V			0.2		%
INPUT VOLTAGE							
V_{CM}	Common-mode voltage range	To positive rail, 5V ≤ V_S ≤ 15V, CMRR > 50dB		(V+) – 2.3	(V+) – 1.9		V
			T_A = –40°C to +85°C	(V+) – 2.6			
		To negative rail, 5V ≤ V_S ≤ 15V, CMRR > 50dB			(V–) – 0.4	(V–) – 0.1	
			T_A = –40°C to +85°C			(V–)	
CMRR	Common-mode rejection ratio	V_S = 15V, 0V < V_{CM} < 12V		63	83		dB
			T_A = –40°C to +85°C	60			
INPUT IMPEDANCE							
R_{IN}	Input resistance				> 1		TΩ
OPEN-LOOP GAIN							
A_{OL}	Open-loop voltage gain	Sourcing, V_S = 15V, V_{CM} = 7.5V, 7.5V < V_O < 11.5V, R_L = 2kΩ		200	2000		V/mV
			T_A = –40°C to +85°C	100			
		Sinking, V_S = 15V, V_{CM} = 7.5V, 2.5V < V_O < 7.5V, R_L = 2kΩ		90	500		
			T_A = –40°C to +85°C	40			
		Sourcing, V_S = 15V, V_{CM} = 7.5V, 7.5V < V_O < 11.5V, R_L = 600Ω		100	1000		
			T_A = –40°C to +85°C	75			
		Sinking, V_S = 15V, V_{CM} = 7.5V, 2.5V < V_O < 7.5V, R_L = 600Ω		50	250		
			T_A = –40°C to +85°C	20			
FREQUENCY RESPONSE							
GBW	Gain bandwidth product				1.4		MHz
SR	Slew rate(1)	V_S = 15V, 10V step		0.8	1.1		V/µs
			T_A = –40°C to +85°C	0.4			
θ_m	Phase margin				50		°
	Crosstalk	Dual and quad channel, V_S = 15V, R_L = 10kΩ to 7.5V, f = 1kHz, V_O = 13V_{pp}			130		dB

Copyright © 2024 Texas Instruments Incorporated

5.6 Electrical Characteristics (続き)

at T_A = +25°C, V_S = 5V (V– = 0V), V_{CM} = 1.5V, V_{OUT} = V_S / 2, and R_L = 1MΩ connected to V_S / 2 (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
OUTPUT							
V_O	Voltage output swing	Positive rail V_S = 5V, R_L = 2kΩ to mid-supply		4.20	4.87		V
			T_A = –40°C to +85°C	4.00			
		Negative rail V_S = 5V, R_L = 2kΩ to mid-supply			0.10	0.25	
			T_A = –40°C to +85°C			0.35	
		Positive rail V_S = 5V, R_L = 600Ω to mid-supply		4.00	4.61		
			T_A = –40°C to +85°C	3.80			
		Negative rail V_S = 5V, R_L = 600Ω to mid-supply			0.30	0.63	
			T_A = –40°C to +85°C			0.75	
		Positive rail V_S = 15V, R_L = 2kΩ to mid-supply		13.50	14.63		
			T_A = –40°C to +85°C	13.00			
		Negative rail V_S = 15V, R_L = 2kΩ to mid-supply			0.26	0.45	
			T_A = –40°C to +85°C			0.55	
		Positive rail V_S = 15V, R_L = 600Ω to mid-supply		12.50	13.90		
			T_A = –40°C to +85°C	12.00			
		Negative rail V_S = 15V, R_L = 600Ω to mid-supply			0.79	1.45	
			T_A = –40°C to +85°C			1.75	
I_{SC}	Short-circuit current	Sourcing V_S = 5V, V_O = 0V		13	22		mA
			T_A = –40°C to +85°C	9			
		Sinking V_S = 5V, V_O = 5V		13	21		
			T_A = –40°C to +85°C	9			
		Sourcing V_S = 15V, V_O = 0V		23	40		
			T_A = –40°C to +85°C	15			
		Sinking V_S = 15V, V_O = 13V(2)		23	39		
			T_A = –40°C to +85°C	15			
POWER SUPPLY							
I_Q	Quiescent current per amplifier	V_O = 1.5V	LMC6032		375	800	µA
			LMC6032, T_A = –40°C to +85°C			950	
			LMC6034		375	675	
			LMC6034, T_A = –40°C to +85°C			750	

(1) Specification limit established from device population bench system measurements across multiple lots. Number specified is the slower of either the positive or negative slew rates.
(2) Do not connect output to V+, when V+ is greater than 13V or reliability can be adversely affected.

Copyright © 2024 Texas Instruments Incorporated

Typical Characteristics

at T_A = 25°C, V_S = ±7.5V, V_{OUT} = mid-supply, and R_L > 1MΩ (unless otherwise noted)




図 5-1. Supply Current vs Supply Voltage




図 5-2. Offset Voltage vs Input Common-Mode Voltage




図 5-3. Input Bias Current





図 5-4. Input Bias Current vs Input Common-Mode Voltage



V_S = ±2.5V

図 5-5. Input Bias Current vs Input Common-Mode Voltage




図 5-6. Output Characteristics Current Sinking

Copyright © 2024 Texas Instruments Incorporated

Typical Characteristics (continued)

at T_A = 25°C, V_S = ±7.5V, V_{OUT} = mid-supply, and R_L > 1MΩ (unless otherwise noted)




図 5-7. Output Characteristics Current Sourcing




図 5-8. Input Voltage Noise vs Frequency




図 5-9. CMRR vs Frequency




図 5-10. Open-Loop Frequency Response




図 5-11. Frequency Response vs Capacitive Load




図 5-12. Noninverting Large-Signal Pulse Response

Copyright © 2024 Texas Instruments Incorporated

Typical Characteristics (continued)

at T_A = 25°C, V_S = ±7.5V, V_{OUT} = mid-supply, and R_L > 1MΩ (unless otherwise noted)




図 5-13. Stability vs Capacitive Load




図 5-14. Stability vs Capacitive Load





図 5-15. Stability vs Capacitive Load



Avoid resistive loads of less than 500Ω because these loads can cause instability.

図 5-16. Stability vs Capacitive Load

Copyright © 2024 Texas Instruments Incorporated

6 Application and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

6.1 Application Information

6.1.1 Amplifier Topology

The topology chosen for the LMC603x, shown in 図 6-1, is unconventional compared to general-purpose op amps. The LMC603x incorporates novel op-amp design that enables a wide input common-mode range and rail to rail output swing even when driving a large load. The input common-mode range includes ground, making the LMC603x an excellent choice for single-supply applications. While the LMC603x supports both a wide supply and common-mode voltage range, large input common-mode voltage can cause a degradation of input bias current performance.




図 6-1. LMC603x Circuit Topology (Each Amplifier)

The large signal voltage gain while sourcing is comparable to traditional bipolar op amps, even with a 600Ω load. The gain while sinking is greater than most CMOS op amps as a result of the additional gain stage; however, under heavy load (600Ω), the gain can be reduced as indicated in セクション 5.6.

6.1.2 Compensating Input Capacitance

The high input resistance of the LMC603x op amps allows the use of large feedback and source resistor values without losing gain accuracy due to loading. However, the circuit can be especially sensitive to the printed circuit board (PCB) layout when these large-value resistors are used.

Every amplifier has some capacitance between each input and ac ground, and also some differential capacitance between the inputs. When the feedback network around an amplifier is resistive, this input capacitance (along with any additional capacitance due to circuit board traces, the socket, and so on) and the feedback resistors create a pole in the feedback path. In 図 6-2, the frequency of this pole is:

$$f_p = \frac{1}{2\pi C_S R_P} \quad (1)$$

where C_S is the total capacitance at the inverting input, including amplifier input capacitance and any stray capacitance from the IC socket (if one is used), circuit board traces, and so on, and R_P is the parallel combination of R_F and R_{IN}. This formula, as well as all the following formulas, apply to inverting and noninverting op-amp configurations.

When the feedback resistors are smaller than a few kΩ, the frequency of the feedback pole can be quite high, since C_S is generally less than 10pF. If the frequency of the feedback pole is much greater than the *ideal* closed-loop bandwidth (the nominal closed-loop bandwidth in the absence of C_S), the pole has a negligible effect on stability, as only a small amount of phase shift is added.

Copyright © 2024 Texas Instruments Incorporated

However, if the feedback pole is less than approximately 6 to 10 times the *ideal* −3dB frequency, add a feedback capacitor, C_F, between the output and the inverting input of the op amp. This condition can also be stated in terms of the amplifier low-frequency noise gain: To maintain stability, a feedback capacitor is probably needed if:

$$\left(\frac{R_F}{R_{IN}} + 1\right) \leq \sqrt{6 \times 2\pi \times GBW \times R_F \times C_S} \tag{2}$$

where

- $\left(\frac{R_F}{R_{IN}} + 1\right)$ is the amplifier low-frequency noise gain.
- GBW is the amplifier gain bandwidth product.

An amplifier low-frequency noise gain is represented by the following formula:

$$\left(\frac{R_F}{R_{IN}} + 1\right) \tag{3}$$

regardless of whether the amplifier is being used in an inverting or noninverting mode. A feedback capacitor is more likely to be needed when the noise gain is low, the feedback resistor is large. or both.

If the previous condition is met (indicating a feedback capacitor is probably be needed), and the noise gain is large enough that $\left(\frac{R_F}{R_{IN}} + 1\right) \geq 2\sqrt{GBW \times R_F \times C_S}$, the following value of feedback capacitor is recommended:


$$C_F = \frac{C_S}{2\left(\frac{R_F}{R_{IN}} + 1\right)} \tag{4}$$

If $\left(\frac{R_F}{R_{IN}} + 1\right) < 2\sqrt{GBW \times R_F \times C_S}$, the feedback capacitor is:

$$C_F = \sqrt{\frac{C_S}{GBW \times R_F}} \tag{5}$$

These capacitor values are usually significantly smaller than those given by the older, more conservative formula:

$$C_F = \frac{C_S R_{IN}}{R_F} \tag{6}$$



C_S consists of the amplifier input capacitance plus any stray capacitance from the circuit board and socket. C_F compensates for the pole caused by C_S and the feedback resistor.

図 6-2. General Operational Amplifier Circuit

Using the smaller capacitors give much higher bandwidth with little degradation of transient response. Using a somewhat larger feedback capacitor can be necessary in any of the above cases to allow for unexpected stray capacitance, or to tolerate additional phase shifts in the loop, or excessive capacitive load, or to decrease the noise or bandwidth, or simply because the particular circuit implementation needs more feedback capacitance to

Copyright © 2024 Texas Instruments Incorporated

be sufficiently stable. For example, a PCB stray capacitance can be larger or smaller than the breadboard capacitance, so the actual preferred value for C_F can be different from the one estimated using the breadboard. In most cases, check the value of C_F on the actual circuit, starting with the computed value.

6.1.3 Capacitive Load Tolerance

Like many other op amps, the LMC603x can oscillate when applied a load that appears capacitive. The threshold of oscillation varies both with load and circuit gain. The configuration most sensitive to oscillation is a unity-gain follower. See also セクション Typical Characteristics.

The load capacitance interacts with the op amp output resistance to create an additional pole. If this pole frequency is sufficiently low, the op amp phase margin is degraded so that the amplifier is no longer stable at low gains. 図 6-3 shows that the addition of a small resistor (50Ω to 100Ω) in series with the op amp output, and a capacitor (5pF to 10pF) from inverting input to output pins, returns the phase margin to a safe value without interfering with lower-frequency circuit operation. Thus, larger values of capacitance can be tolerated without oscillation. In all cases, the output can ring heavily when the load capacitance is near the threshold for oscillation.




図 6-3. Rx, Cx Improve Capacitive Load Tolerance

Capacitive load driving capability is enhanced by using a pullup resistor to V^+ (図 6-4). Typically, a pullup resistor conducting 500μA or more significantly improves capacitive load responses. The value of the pullup resistor must be determined based on the current sinking capability of the amplifier with respect to the desired output swing. The open-loop gain of the amplifier can also be affected by the pullup resistor (see セクション 5.6).




図 6-4. Compensating for Large Capacitive Loads with a Pullup Resistor

Copyright © 2024 Texas Instruments Incorporated

6.1.4 Bias Current Testing

The test method of 図 6-5 is appropriate for bench-testing bias current with reasonable accuracy. To understand the circuit operation, first close switch S2 momentarily. When S2 is opened, then:

$$I_{b-} = \frac{dV_{OUT}}{dt} \times C_2 \quad (7)$$




図 6-5. Simple Input Bias Current Test Circuit

A recommended capacitor for C2 is a 5pF or 10pF silver mica, NPO ceramic, or air-dielectric. When determining the magnitude of I_b-, the leakage of the capacitor and socket must be taken into account. Leave switch S2 shorted most of the time, or else the dielectric absorption of the capacitor C2 can cause errors.

Similarly, if S1 is shorted momentarily (while leaving S2 shorted), then:

$$I_{b+} = \frac{dV_{OUT}}{dt} \times (C_1 + C_x) \quad (8)$$

where C_x is the stray capacitance at the + input.

Copyright © 2024 Texas Instruments Incorporated

6.2 Typical Applications

Typical Single-Supply Applications

Additional single-supply applications ideas are found in the LM358 data sheet. The LMC603x is pin-for-pin compatible with the LM358 and offers greater bandwidth and input resistance over the LM358. These features can improve the performance of many existing single-supply applications. Be aware, however, the supply voltage range of the LMC603x is smaller than that of the LM358.




図 6-6. Instrumentation Amplifier

$$\frac{V_{OUT}}{V_{IN}} = \frac{R2 + 2R1}{R2} \times \frac{R4}{R3}$$

If R1 = R5, R3 = R6, and R4 = R7, then A_V = 100 for circuit shown.

Use low-drift resistors for good CMRR performance over temperature. Matching of R3 to R6 and R4 to R7 affects CMRR. Gain is adjusted through R2. CMRR is adjusted through R7. An improved circuit can be designed using the RES11A-Q1, low-drift, precision, matched resistor pairs. 図 6-7 shows how a precise gain of 99 is easily implemented. The capacitors are optional and are be used to improve noise performance, if needed.





図 6-7. Improved Instrumentation Amplifier With RES11A

Copyright © 2024 Texas Instruments Incorporated



Oscillator frequency is determined by R1, R2, C1, and C2:

$f_{OSC} = 1/2\pi RC$

where R = R1 = R2 and C = C1 = C2.

図 6-8. Sine-Wave Oscillator

This circuit, as shown, oscillates at 2.0kHz with a peak-to-peak output swing of 4.0V.




図 6-9. Low-Leakage Sample-and-Hold




図 6-10. 1Hz Square-Wave Oscillator





図 6-11. Power Amplifier



f_O = 10Hz, Q = 2.1, gain = −8.8

図 6-12. 10Hz Bandpass Filter

Copyright © 2024 Texas Instruments Incorporated






図 6-13. 1Hz Low-Pass Filter (Maximally Flat, Dual Supply Only)



f_c = 10Hz, d = 0.895, gain = 1, 2dB pass-band ripple

図 6-14. 10Hz High-Pass Filter



Gain = −46.8 Output offset voltage reduced to the level of the input offset voltage of the bottom amplifier (typically 1mV).

図 6-15. High-Gain Amplifier With Offset Voltage Reduction

6.3 Layout

6.3.1 Layout Guidelines

6.3.1.1 Printed Circuit Board Layout for High-Impedance Work

Generally, any circuit that operates with less than 1000pA of leakage current requires special layout of the printed circuit board (PCB). To take advantage of the ultra-low bias current of the LMC603x, typically less than 40fA, an excellent layout is essential. Fortunately, the techniques for obtaining low leakages are quite simple. Foremost, do not ignore the surface leakage of the PCB, even though the leakage can sometimes appear acceptably low, because under conditions of high humidity or dust or contamination, the surface leakage can be appreciable.

To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the LMC603x inputs and the terminals of capacitors, diodes, conductors, resistors, relay terminals, and so on, connected to the op amp inputs. See 図 6-16. To have a significant effect, place guard rings on both the top and bottom of the PCB. This PCB foil must then be connected to a voltage which is at the same voltage as the amplifier inputs, since no leakage current can flow between two points at the same potential. For example, a PCB trace-to-pad resistance of $10^{12}\Omega$, which is normally considered a very large resistance, can leak 5pA if the trace were a 5V bus adjacent to the pad of an input. This causes a 100 times degradation from the LMC603x actual performance. However, if a guard ring is held within 5mV of the inputs, then even a resistance of $10^{11}\Omega$ causes only 50fA of leakage current, or perhaps a minor (2:1) degradation of the amplifier performance. See 図 6-17, 図 6-18, 図 6-19 for typical connections of guard rings for standard op amp configurations. If both inputs are active and at high impedance, the guard can be tied to ground and still provide some protection; see 図 6-20.




図 6-16. Example of Guard Ring in PCB Layout




図 6-17. Inverting Amplifier Guard-Ring Connections

Copyright © 2024 Texas Instruments Incorporated




図 6-18. Noninverting Amplifier Guard-Ring Connections




図 6-19. Follower Guard-Ring Connections





図 6-20. Howland Current-Pump Guard-Ring Connections

Be aware that when laying out a PCB for the sake of just a few circuits is inappropriate, there is another technique which is even better than a guard ring on a PCB. Do not insert the amplifier input pin into the board at all, but bend the pin up in the air and use only air as an insulator. Air is an excellent insulator. In this case you forgo some of the advantages of PCB construction, but the advantages of air are sometimes well worth the effort of using point-to-point up-in-the-air wiring. See 図 6-21.



Input pins are lifted out of PCB and soldered directly to components. All other pins connected to the PCB.

図 6-21. Air Wiring

7 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

7.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

7.2 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.
すべての商標は、それぞれの所有者に帰属します。

7.3 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

7.4 用語集

テキサス・インスツルメンツ用語集　　この用語集には、用語や略語の一覧および定義が記載されています。

8 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision C (March 2013) to Revision D (February 2024)	Page
• LMC6034 および関連情報を追加	1
• 「特長」の電気的特性に合わせて I_Q を 400µA から 375µA に変更	1
• 「特長」の 高い電圧ゲインを 12dB から 126dB に変更 (誤字)	1
• 「特長」の低ノイズを追加し、低歪みを削除	1
• 「概要」に 高性能 OPA928 の参照を追加	1
• Added *Pin Configuration and Functions*	2
• Added *Thermal Information*	5
• Changed parameter names to conform with new standards in *Electrical Characteristics*	6
• Changed input current noise specification from 0.0002pA/√Hz to 4fA/√Hz in *Electrical Characteristics*	6
• Changed total harmonic distortion specification from 0.01% to 0.2% in *Electrical Characteristics*	6
• Updated conditions in the header of *Typical Characteristics*	8
• Added input offset voltage vs common mode voltage and input bias current vs common mode voltage	8
• Updated description and circuit topology diagram in *Amplifier Topology*	11
• Added new instrumentation amplifier circuit using the RES11A to *Typical Applications*	15

Copyright © 2024 Texas Instruments Incorporated

Changes from Revision B (March 2013) to Revision C (March 2013)	Page
• Changed layout of National Data Sheet to TI format	15

9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
LMC6032IM/NOPB	Obsolete	Production	SOIC (D) | 8	-	-	Call TI	Call TI	-40 to 85	LMC60 32IM
LMC6032IMX/NOPB	Active	Production	SOIC (D) | 8	2500 | LARGE T&R	Yes	NIPDAU | SN	Level-1-260C-UNLIM	-40 to 85	LMC60 32IM
LMC6032IMX/NOPB.A	Active	Production	SOIC (D) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LMC60 32IM
LMC6032IMX/NOPB.B	Active	Production	SOIC (D) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LMC60 32IM
LMC6032IN/NOPB	Active	Production	PDIP (P) | 8	40 | TUBE	Yes	NIPDAU	Level-1-NA-UNLIM	-40 to 85	LMC 6032IN
LMC6032IN/NOPB.A	Active	Production	PDIP (P) | 8	40 | TUBE	Yes	NIPDAU	Level-1-NA-UNLIM	-40 to 85	LMC 6032IN
LMC6032IN/NOPB.B	Active	Production	PDIP (P) | 8	40 | TUBE	Yes	NIPDAU	Level-1-NA-UNLIM	-40 to 85	LMC 6032IN
LMC6034IM/NOPB	Obsolete	Production	SOIC (D) | 14	-	-	Call TI	Call TI	-40 to 85	LMC6034IM
LMC6034IMX/NOPB	Active	Production	SOIC (D) | 14	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LMC6034IM
LMC6034IMX/NOPB.A	Active	Production	SOIC (D) | 14	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LMC6034IM
LMC6034IMX/NOPB.B	Active	Production	SOIC (D) | 14	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LMC6034IM

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMC6032IMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LMC6032IMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LMC6034IMX/NOPB	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMC6032IMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LMC6032IMX/NOPB	SOIC	D	8	2500	353.0	353.0	32.0
LMC6034IMX/NOPB	SOIC	D	14	2500	353.0	353.0	32.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LMC6032IN/NOPB	P	PDIP	8	40	502	14	11938	4.32
LMC6032IN/NOPB	P	PDIP	8	40	506	13.97	11230	4.32
LMC6032IN/NOPB.A	P	PDIP	8	40	502	14	11938	4.32
LMC6032IN/NOPB.A	P	PDIP	8	40	506	13.97	11230	4.32
LMC6032IN/NOPB.B	P	PDIP	8	40	502	14	11938	4.32
LMC6032IN/NOPB.B	P	PDIP	8	40	506	13.97	11230	4.32




PACKAGE OUTLINE

D0014A


SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT




NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
5. Reference JEDEC registration MS-012, variation AB.



LAND PATTERN EXAMPLE
SCALE:8X



SOLDER MASK DETAILS

4220718/A 09/2016

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT




SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:8X

4220718/A 09/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.




PACKAGE OUTLINE

D0008A


SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT




NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT




SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

P (R–PDIP–T8) PLASTIC DUAL–IN–LINE PACKAGE



NOTES:
A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS–001 variation BA.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、 TI の販売条件 、 TI の総合的な品質ガイドライン 、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日：2025 年 10 月