
LMZ21701 最高入力電圧17Vの1A Nanoモジュール

1 特長

- インダクタ内蔵
- 3.5mm×3.5mm×1.75mmの小型パッケージ
- 35mm²のソリューション・サイズ(シングル・サイド)
- 接合部温度範囲: -40℃～125℃
- 可変出力電圧
- 補償機能を内蔵
- 可変ソフトスタート機能
- プリバイアス負荷へのスタートアップ
- パワー・グッドおよびイネーブル・ピン
- パワー・セーブ・モードへのシームレスな移行
- 最大1000mAの出力電流
- 入力電圧範囲: 3V～17V
- 出力電圧範囲: 0.9V～6V
- 最大効率: 95%
- シャットダウン時電流: 1.5µA
- 静止電流: 17µA
- WEBENCH® Power Designerにより、LMZ21701を使用するカスタム設計を作成

概略回路図



2 アプリケーション

- 3.3V、5V、12Vの入力電圧からのポイント・オブ・ロード変換
- スペースに制約のあるアプリケーション
- LDOの代替品

3 概要


LMZ21701 Nanoモジュールは使いやすい降圧DC/DCソリューションであり、スペースに制約のあるアプリケーションで最大1000mAの負荷を駆動できます。入力コンデンサ、出力コンデンサ、ソフトスタート・コンデンサ、2個の抵抗だけで、基本的な動作を実現できます。

製品情報(1)

型番	パッケージ	本体サイズ(公称)
LMZ21701	µSIP (8)	3.50mm×3.50mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

V_{IN} = 12Vでの効率



英語版のTI製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、www.ti.comで閲覧でき、その内容が常に優先されます。TIでは翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、必ず最新版の英語版をご参照くださいますようお願いいたします。

目次

1 特長 ... 1
2 アプリケーション ... 1
3 概要 ... 1
4 改訂履歴 ... 2
5 **Pin Configuration and Functions** ... 3
6 **Specifications** ... 4
6.1 Absolute Maximum Ratings ... 4
6.2 ESD Ratings ... 4
6.3 Recommended Operating Conditions ... 4
6.4 Thermal Information ... 4
6.5 Electrical Characteristics ... 5
6.6 Typical Characteristics ... 7
7 **Detailed Description** ... 8
7.1 Overview ... 8
7.2 Functional Block Diagram ... 9
7.3 Package Construction ... 9
7.4 Feature Description ... 11
7.5 Device Functional Modes ... 12
8 **Application and Implementation** ... 13
8.1 Application Information ... 13
8.2 Typical Application ... 13
8.3 Do's and Don'ts ... 26
9 **Power Supply Recommendations** ... 26
9.1 Voltage Range ... 26
9.2 Current Capability ... 26
9.3 Input Connection ... 26
10 **Layout** ... 27
10.1 Layout Guidelines ... 27
10.2 Layout Example ... 28
11 デバイスおよびドキュメントのサポート ... 31
11.1 デバイス・サポート ... 31
11.2 商標 ... 31
11.3 静電気放電に関する注意事項 ... 31
11.4 Glossary ... 31
12 メカニカル、パッケージ、および注文情報 ... 31
12.1 Tape and Reel Information ... 32

4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Revision D (#IMPLIED) から Revision E に変更 **Page**

- Simple Switcherのブランド表記を削除、Webenchへのリンクと、TIリファレンス・デザインの上端ナビゲータ・アイコンを 追加 ... 1
- Changed *Handling Ratings* to *ESD Ratings* ... 4

Revision C (October 2014) から Revision D に変更 **Page**

- 「製品プレビュー」から「量産データ」に 変更 ... 1
- Changed to Final Limits ... 5

Revision B (August 2014) から Revision C に変更 **Page**

- *一部の曲線を「アプリケーション曲線」に移動、「製品情報」表、「取り扱い定格」表、「機能説明」セクション、「アプリケーションと実装」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを* 追加 ... 1

Revision A (October 2013) から Revision B に変更 **Page**

- 新しいTI標準にデータシートを更新 ... 1

2012年8月発行のものから更新 **Page**

- 「概要」変更 ... 1

Copyright © 2012–2018, Texas Instruments Incorporated

5 Pin Configuration and Functions





Figure 1. LMZ21701 in the SIL0008E Package

SIL Package
8-Pin µSIP
Top View



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
SS	1	I	Soft-start pin. An external capacitor connected to this pin sets the internal voltage reference ramp time. It can be used for tracking and sequencing.
FB	2	I	Voltage feedback. Connect resistive voltage divider to this pin to set the output voltage.
PG	3	O	Output power good (High = VOUT ready, Low = VOUT below nominal regulation); open drain (requires pull-up resistor; goes low impedance when EN is low).
VOUT	4	O	Output Voltage. Connected to one terminal of the integrated inductor. Connect output filter capacitor between VOUT and PGND.
GND	5	I	Ground for the power MOSFETs and gate-drive circuitry.
VOS	6	I	Output voltage sense pin and connection for the control loop circuitry.
EN	7	I	Enable input (High = enabled, Low = disabled). Internal pull down resistor keeps logic level low if pin is left floating.
VIN	8	I	Supply voltage for control circuitry and power stage.
PAD			Electrically connected to GND. Must be soldered to a ground copper plane to achieve appropriate power dissipation and mechanical reliability.

Copyright © 2012–2018, Texas Instruments Incorporated

6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)(1)(2)

	MIN	MAX	UNIT
VIN	−0.3	20	V
EN, SS	−0.3	VIN +0.3 V w/ 20 V maximum	V
FB, PG, VOS	−0.3	7	V
PG sink current		10	mA
Junction temperature, $T_{J\text{-}MAX}$	−40	125	°C
Maximum lead temperature		260	°C
Storage temperature, T_{stg}	−65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) If Military/Aerospace specified devices are required, contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101(2)	±500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)(1)

	MIN	MAX	UNIT
Input voltage	3	17	V
Output voltage	0.9	6	V
Recommended load current	0	1000	mA
Junction temperature, T_J	−40	125	°C

(1) Operating Ratings indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications, see the *Electrical Characteristics* section.

6.4 Thermal Information

THERMAL METRIC(1)		LMZ21701 SIL (µSIP) 8 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance(2)	42.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	20.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	9.4	°C/W
ψ_{JT}	Junction-to-top characterization parameter	1.5	°C/W
ψ_{JB}	Junction-to-board characterization parameter	9.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	1.8	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.
(2) Junction-to-ambient thermal resistance ($R_{\theta JA}$) is based on 4-layer board thermal measurements, performed under the conditions and guidelines set forth in the JEDEC standards JESD51-1 to JESD51-11. $R_{J\theta A}$ varies with PCB copper area, power dissipation, and airflow.

Copyright © 2012–2018, Texas Instruments Incorporated

6.5 Electrical Characteristics(1)

Limits apply over the recommended operating junction temperature (T_J) range of -40°C to +125°C, unless otherwise stated. Minimum and Maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: V_{IN} = 12 V.

PARAMETER		TEST CONDITIONS	MIN(1)	TYP(2)	MAX(1)	UNIT
SYSTEM PARAMETERS						
I_Q	Operating quiescent current	EN = high, I_{OUT} = 0 mA, T_J = -40°C to 85°C device not switching		17	25	µA
		EN = high, I_{OUT} = 0 mA, T_J = -40°C to 125°C device not switching		17	28	µA
I_{SD}	Shutdown current	EN = low, T_J = -40°C to 85°C		1.5	4	µA
		EN = low, T_J = -40°C to 125°C		1.5	5	µA
VIN_{UVLO}	Input under voltage lock out rising threshold		2.8	2.9	3	V
$VIN_{UVLO-HYS}$	Input under voltage lock out hysteresis		0.125	0.18	0.26	V
T_{SD}	Thermal shutdown	Rising Threshold		160		°C
$T_{SD-HYST}$	Thermal shutdown hysteresis			30		°C
CONTROL						
$V_{IH, ENABLE}$	Enable logic HIGH voltage		0.9			V
$V_{IL, ENABLE}$	Enable logic LOW voltage				0.3	V
I_{LKG}	Input leakage current	EN = VIN or GND		0.01	1	µA
V_{TH_PG}	Power Good threshold voltage	Rising (% V_{OUT})	92%	95%	98%	
		Falling (% V_{OUT})	87%	90%	93%	
V_{OL_PG}	Power Good output low voltage	I_{PG} = -2 mA		0.07	0.3	V
I_{LKG_PG}	Power Good leakage current	V_{PG} = 1.8 V		1	400	nA
I_{SS}	Softstart Pin source current		2.5	2.84	3.2	µA
POWER STAGE						
$R_{DS(ON)}$	High-Side MOSFET ON Resistance	V_{IN} ≥ 6 V		82		mΩ
		V_{IN} = 3 V		120		
	Low-Side MOSFET ON Resistance	V_{IN} ≥ 6 V		40		mΩ
		V_{IN} = 3 V		50		
L	Integrated power inductor value			2.2		µH
DCR	Integrated power inductor DC resistance			92		mΩ
I_{CL-HS}	High-Side MOSFET Current Limit	T_A = 25°C	1.4	1.8	2.2	A
I_{CL-LS}	Low-Side MOSFET Current Limit	T_A = 25°C		1.2		A
I_{CL-DC}	Output (DC) current limit	V_{OUT} = 5 V, T_A = 85°C		1.3		A

(1) Min and Max limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate National's Average Outgoing Quality Level (AOQL).
(2) Typical numbers are at 25°C and represent the most likely parametric norm.

Copyright © 2012–2018, Texas Instruments Incorporated

Electrical Characteristics(1) (continued)

Limits apply over the recommended operating junction temperature (T_J) range of -40°C to +125°C, unless otherwise stated. Minimum and Maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: V_{IN} = 12 V.

PARAMETER		TEST CONDITIONS	MIN(1)	TYP(2)	MAX(1)	UNIT
OUTPUT						
V_{REF}	Internal reference voltage		0.7869	0.803	0.8191	V
I_{FB}	Feedback pin leakage current	V_{FB} = 0.8 V		1	100	nA
V_{OUT}	Light load initial voltage accuracy	Power save mode, C_{OUT} = 22 µF, T_A = -40°C to 85°C, 1% FB Resistors	-2.3%		2.8%	
V_{OUT}	Load regulation	V_{OUT} = 3.3 V PWM mode operation		0.05%		/ A
V_{OUT}	Line regulation	3 V ≤ V_{IN} ≤ 17 V, V_{OUT}= 3.3 V, I_{OUT} = 1000 mA PWM mode operation		0.02%		/ V
SYSTEM CHARACTERISTICS						
η	Full Load Efficiency	V_{OUT} = 3.3 V, I_{OUT} = 1000 mA		93%		
	Light Load Efficiency	V_{OUT} = 3.3 V, I_{OUT} = 1 mA		72%		

Copyright © 2012–2018, Texas Instruments Incorporated

6.6 Typical Characteristics

Unless otherwise specified the following conditions apply: V_{IN} = 12 V, T_A = 25°C






Figure 2. Package Thermal Resistance vs. Board Copper Area




V_{OUT} = 1.2 V T_A = 85ºC

Figure 3. Power Dissipation




V_{OUT} = 1.8 V T_A = 85ºC

Figure 4. Power Dissipation




V_{OUT} = 2.5 V T_A = 85ºC

Figure 5. Power Dissipation



V_{OUT} = 3.3 V T_A = 85ºC

Figure 6. Power Dissipation




V_{OUT} = 5.0 V T_A = 85ºC

Figure 7. Power Dissipation

Copyright © 2012–2018, Texas Instruments Incorporated


Typical Characteristics (continued)

Unless otherwise specified the following conditions apply: V_{IN} = 12 V, T_A = 25°C




V_{OUT} = 5.0 V T_A = 85ºC

Figure 8. Dropout




V_{OUT} = 3.3 V T_A = 85ºC

Figure 9. Dropout



V_{IN}= 12 V V_{OUT} = 3.3 V I_{OUT} = 1 A

Figure 10. Radiated EMI on EVM



V_{IN}= 12 V V_{OUT} = 3.3 V I_{OUT} = 1 A
Lf = 2.2 µH Cf = 1.0 µF

Figure 11. Conducted EMI on EVM

7 Detailed Description


7.1 Overview

The LMZ21701 Nano Module is an easy-to-use step-down DC/DC solution capable of driving up to 1000 mA load in space-constrained applications. Only an input capacitor, an output capacitor, a softstart capacitor, and two resistors are required for basic operation. The Nano Module comes in 8-pin DFN footprint package with an integrated inductor. The LMZ21701 architecture is based on DCS-Control™ (Direct Control with Seamless Transition into Power Save Mode). This architecture combines the fast transient response and stability of hysteretic type converters along with the accurate DC output regulation of voltage mode and current mode regulators.

The LMZ21701 architecture uses pulse width modulation (PWM) mode for medium and heavy load requirements and Power Save Mode (PSM) at light loads for high efficiency. In PWM mode the switching frequency is controlled over the input voltage range. The value depends on the output voltage setting and is typically reduced at low output voltages to achieve higher efficiency. In PSM the switching frequency decreases linearly with the load current. Since the architecture of the device supports both operation modes (PWM and PSM) in a single circuit building block, the transition between the modes of operation is seamless with minimal effect on the output voltage.

Copyright © 2012–2018, Texas Instruments Incorporated

7.2 Functional Block Diagram



7.3 Package Construction

In order to achieve a small solution size the LMZ21701 Nano Module comes in an innovative MicroSiP™ package. The construction consists of a synchronous buck converter IC embedded inside an FR-4 laminate substrate, with a power inductor mounted on top of the substrate material. See Figure 12 and Figure 13 below. The bottom (landing pads) of the package resemble a typical 8-pin DFN package. See the Mechanical drawings at the end of the datasheet for details on the recommended landing pattern and solder paste stencil information.

Copyright © 2012–2018, Texas Instruments Incorporated

Package Construction (continued)




Figure 12. LMZ21701 in the SIL0008E Package




Figure 13. LMZ21701 Package Construction Cross Section (Illustration Only, Not to Scale)

Copyright © 2012–2018, Texas Instruments Incorporated

7.4 Feature Description

7.4.1 Input Undervoltage Lockout

The LMZ21701 features input undervoltage lockout (UVLO) circuit. It monitors the input voltage level and prevents the device from switching the power MOSFETs if V_{IN} is not high enough. The typical V_{IN} UVLO rising threshold is 2.9 V with 180 mV of hysteresis.

7.4.2 Enable Input (EN)

The enable pin (EN) is weakly pulled down internally through a 400-kΩ resistor to keep EN logic low when the pin is floating. The pull-down resistor is not connected when EN is set high. Once the voltage on the enable pin (EN) is set high the Nano Module will start operation. If EN is set low (< 0.3 V) the LMZ21701 will enter shutdown mode. The typical shutdown quiescent current is 1.5 μA.

7.4.3 Soft Start and Tracking Function (SS)

When EN is set high for device operation the LMZ21701 start switching after 50-μs delay, and the output voltage starts rising. The V_{OUT} rising slope is controlled by the external capacitor C_{SS} connected to the softstart (SS) pin. The Nano Module has a 2.9 μA constant current source internally connected to the SS pin to program the softstart time T_{SS}:

$$T_{SS} = C_{SS} \times 1.25\ V / 2.9\ \mu A \quad (1)$$

The soft-start capacitor voltage is reset to zero volts when EN is pulled low and when the thermal protection is active.

If tracking function is desired, the SS pin can be used to track external voltage. If the applied external tracking voltage is between 100 mV and 1.2 V, the FB voltage will follow SS according to the following relationship:

$$V_{FB} = 0.64 \times V_{SS} \quad (2)$$

7.4.4 Power Good Function (PG)

The LMZ21701 features a power good function which can be used for sequencing of multiple rails. The PG pin is an open-drain output and requires a pull-up resistor R_{PG} to V_{OUT} (or any other external voltage less than 7 V). When the Nano Module is enabled and UVLO is satisfied, the power good function starts monitoring the output voltage. The PG pin is kept at logic low if the output has not reached the proper regulation voltage. Refer to the *Electrical Characteristics* table for the PG voltage thresholds. The PG pin can sink 2 mA of current which sets the minimum limit of the R_{PG} resistance value:

$$R_{PG\text{-}MIN} = V_{PULL\text{-}UP} / 2\ mA \quad (3)$$

The PG pin goes low impedance if the device is disabled or the thermal protection is active.

7.4.5 Output Voltage Setting

The output voltage of the LMZ21701 is set by a resistive divider from V_{OUT} to GND, connected to the feedback (FB) pin. The output voltage can be set between 0.9 V and 6 V. The voltage at the FB pin is regulated to 0.8 V. The recommended minimum divider current is 2 μA. This sets a maximum limit on the bottom feedback resistor R_{FBB}. Its value must not exceed 400 kΩ. The top feedback resistor R_{FBT} can be calculated using the following formula:

$$R_{FBT} = R_{FBB} \times (V_{OUT} / 0.8 - 1) \quad (4)$$

7.4.6 Output Current Limit and Output Short Circuit Protection

The LMZ21701 has integrated protection against heavy loads and output short circuit events. Both, the high-side FET and low-side FET have current monitoring circuitry. If the current limit threshold of the high-side FET is reached , the high-side FET will be turned off and the low-side FET will be turned on to ramp down the inductor current. Once the current through the low-side FET has decreased below a safe level, the high-side device will be allowed to turn on again. The actual DC output current depends on the input voltage, output voltage, and switching frequency. Refer to the *Application Curves* section for more information.

Copyright © 2012–2018, Texas Instruments Incorporated

Feature Description (continued)

7.4.7 Thermal Protection

The nano module monitors its junction temperature (Tj) and shuts itself off if the it gets too hot. The thermal shutdown threshold for the junction is typically 160 °C. Both, high-side and low-side FETs are turned off until the junction temperature has decreased under the hysteresis level, typically 30 °C below the shutdown temperature.

7.5 Device Functional Modes

7.5.1 PWM Mode Operation

The LMZ21701 operates in PWM mode when the output current is greater than half the inductor ripple current. The frequency variation in PWM mode is controlled and depends on the V_{IN} and V_{OUT} settings. Refer to the *Application Curves* section for switching frequency graphs for several typical output voltage settings. As the load current is decreased and the valley of the inductor current ripple reaches 0 A the device enters PSM operation to maintain high efficiency.

7.5.2 PSM Operation

Once the load current decreases and the valley of the inductor current reaches 0 A, the LMZ21701 transitions to power save mode of operation. The device will remain in PSM as long as the inductor current is discontinuous. The switching frequency will decrease linearly with the load current. If V_{IN} decreases to about 15 % above V_{OUT} the device will not enter PSM and will maintain output regulation in PWM mode.

Copyright © 2012–2018, Texas Instruments Incorporated

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The LMZ21701 is a step down DC-to-DC converter. It is used to convert higher DC voltage to a regulated lower DC voltage with maximum load current of 1 A. The following design procedure can be used to select components for the LMZ21701. Alternatively, the WEBENCH® software can be used to select from a large database of components, run electrical simulations, and optimize the design for specific performance. Please go to webench.ti.com to access the WEBENCH® tool.

8.2 Typical Application

For a quick start, the following component values can be used as a design starting point for several typical output voltage rails and 1 A of output load current.




Figure 14. Typical Applications Circuit

COMPONENT VALUES FOR VOUT=1.2V			
C_{IN}	22µF	≥ 25V	X7R or X5R
C_{OUT}	22µF	≥ 10V	X7R or X5R
C_{SS}	3300pF	≥ 10V	X7R or X5R
R_{FBT}	41.2kΩ	1%	
R_{FBB}	82.5kΩ	1%	
R_{PG}	10kΩ	1%	

Figure 15. External Component Values (V_{OUT} = 1.2 V)

COMPONENT VALUES FOR VOUT=1.8V			
C_{IN}	22µF	≥ 25V	X7R or X5R
C_{OUT}	22µF	≥ 10V	X7R or X5R
C_{SS}	3300pF	≥ 10V	X7R or X5R
R_{FBT}	147kΩ	1%	
R_{FBB}	118kΩ	1%	
R_{PG}	10kΩ	1%	

Figure 16. External Component Values (V_{OUT} = 1.8 V)

COMPONENT VALUES FOR VOUT=2.5V			
C_{IN}	22µF	≥ 25V	X7R or X5R
C_{OUT}	22µF	≥ 10V	X7R or X5R
C_{SS}	3300pF	≥ 10V	X7R or X5R
R_{FBT}	357kΩ	1%	
R_{FBB}	169kΩ	1%	
R_{PG}	10kΩ	1%	

Figure 17. External Component Values (V_{OUT} = 2.5 V)

COMPONENT VALUES FOR VOUT=3.3V			
C_{IN}	22µF	≥ 25V	X7R or X5R
C_{OUT}	22µF	≥ 10V	X7R or X5R
C_{SS}	3300pF	≥ 10V	X7R or X5R
R_{FBT}	1.21MΩ	1%	
R_{FBB}	383kΩ	1%	
R_{PG}	10kΩ	1%	

Figure 18. External Component Values (V_{OUT} = 3.3 V)

COMPONENT VALUES FOR VOUT=5.0V			
C_{IN}	22µF	≥ 25V	X7R or X5R
C_{OUT}	22µF	≥ 10V	X7R or X5R
C_{SS}	3300pF	≥ 10V	X7R or X5R
R_{FBT}	232kΩ	1%	
R_{FBB}	44.2kΩ	1%	
R_{PG}	10kΩ	1%	

Figure 19. External Component Values (V_{OUT} = 5.0 V)

Copyright © 2012–2018, Texas Instruments Incorporated

Typical Application (continued)

8.2.1 Design Requirements

The design procedure requires a few typical design parameters. See Table 1 below.

Table 1. Design Parameters

DESIGN PARAMETER	VALUE
Input Voltage (V_{IN})	Range from 3.0 V to 17 V
Output Voltage (V_{OUT})	Range from 0.9 V to 6 V
Output Current (I_{OUT})	Up to 1000 mA
Softstart time (T_{SS})	Minimum of 0.5 ms recommended

8.2.2 Detailed Design Procedure

8.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LMZ21701 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

8.2.2.2 Input Capacitor (C_{IN})

Low ESR multi-layer ceramic capacitors (MLCC) are recommended for the input capacitor of the LMZ21701. Using a ≥ 10 µF ceramic input capacitor in ≥ 0805 (2012 metric) case size with 25-V rating typically provides sufficient VIN bypass. Use of multiple capacitors can also be considered. Ceramic capacitors with X5R and X7R temperature characteristics are recommended. These provide an optimal balance between small size, cost, reliability, and performance for applications with limited space. The DC voltage bias characteristics of the capacitors must be considered when selecting the DC voltage rating and case size of these components. The effective capacitance of an MLCC is typically reduced by the DC voltage bias applied across its terminals. Selecting a part with larger capacitance, larger case size, or higher voltage rating can compensate for the capacitance loss due to the DC voltage bias effect. For example, a 10-µF, X7R, 25-V rated capacitor used under 12-V DC bias may have approximately 8-µF effective capacitance in a 1210 (3225 metric) case size and about 6 µF in a 1206 (3216 metric) case size. As another example, a 10-µF, X7R, 16-V rated capacitor in a 1210 (3225 metric) case size used at 12-V DC bias may have approximately 5.5 µF effective capacitance. Check the capacitor specifications published by the manufacturer.

8.2.2.3 Output Capacitor (C_{OUT})

Similarly to the input capacitor, it is recommended to use low ESR multi-layer ceramic capacitors for C_{OUT}. Ceramic capacitors with X5R and X7R temperature characteristics are recommended. Use 10 µF or larger value and consider the DC voltage bias characteristics of the capacitor when choosing the case size and voltage rating. For stability, the output capacitor should be in the 10 µF – 200 µF effective capacitance range.

Copyright © 2012–2018, Texas Instruments Incorporated

8.2.2.4 Soft-start Capacitor (C_{SS})

The softstart capacitor is chosen according to the desired softstart time. As described in the *Softstart and Tracking Function* section the softstart time $T_{SS} = C_{SS}$ x 1.25 V / 2.9 µA.

A minimum C_{SS} value of 1000 pF is required for monotonic V_{OUT} ramp up.

8.2.2.5 Power Good Resistor (R_{PG})

If the Power Good function is used, a pull up resistor R_{PG} is necessary from the PG pin to an external pull-up voltage.

The minimum R_{PG} value is restricted by the pull down current capability of the internal pull down device.

$$R_{PG\text{-}MIN} = V_{PULL\text{-}UP} / 2\ mA \quad (5)$$

The maximum R_{PG} value is based on the maximum PG leakage current and the minimum “logic high” level system requirements:

$$R_{PG\text{-}MAX} = (V_{PULL\text{-}UP} - V_{LOGIC\text{-}HIGH}) / I_{LKG_PG} \quad (6)$$

8.2.2.6 Feedback Resistors (R_{FBB} and R_{FBT})

The feedback resistors R_{FBB} and R_{FBT} set the desired output voltage. Choose R_{FBB} less than 400 kΩ and calculate the value for R_{FBT} using the following formula:

$$R_{FBT} = R_{FBB} \times (V_{OUT} / 0.8 - 1) \quad (7)$$

Copyright © 2012–2018, Texas Instruments Incorporated

8.2.3 Application Curves

8.2.3.1 V_{OUT} = 1.2 V




Figure 20. Typical Applications Circuit

COMPONENT VALUES FOR VOUT=1.2V			
C_{IN}	22µF	≥ 25V	X7R or X5R
C_{OUT}	22µF	≥ 10V	X7R or X5R
C_{SS}	3300pF	≥ 10V	X7R or X5R
R_{FBT}	41.2kΩ	1%	
R_{FBB}	82.5kΩ	1%	
R_{PG}	10kΩ	1%	

Figure 21. External Component Values (V_{OUT} = 1.2 V)




Figure 22. Efficiency V_{OUT} = 1.2 V




Figure 23. Power Dissipation V_{OUT} = 1.2 V




Figure 24. Load Transient V_{OUT} = 1.2 V




Figure 25. Startup V_{OUT} = 1.2 V

Copyright © 2012–2018, Texas Instruments Incorporated




Figure 26. 20 MHz Oscilloscope Bandwidth
Output Voltage Ripple V_{OUT} = 1.2 V




Figure 27. 500 MHz Oscilloscope Bandwidth, 3x1000 pF additional output capacitance
Output Voltage Ripple and HF Noise V_{OUT} = 1.2 V




Figure 28. Typical Switching Frequency at 1000 mA Load
V_{OUT} = 1.2 V




Figure 29. Typical Current Limit V_{OUT} = 1.2 V, T_A = 85 °C




Figure 30. Line and Load Regulation V_{OUT} = 1.2 V




Figure 31. Thermal Derating for θ_{JA} = 47 °C/W, V_{OUT} = 1.2 V

Copyright © 2012–2018, Texas Instruments Incorporated

8.2.3.2 V_{OUT} = 1.8 V




Figure 32. Typical Applications Circuit

COMPONENT VALUES FOR VOUT=1.8V			
C_{IN}	22µF	≥ 25V	X7R or X5R
C_{OUT}	22µF	≥ 10V	X7R or X5R
C_{SS}	3300pF	≥ 10V	X7R or X5R
R_{FBT}	147kΩ	1%	
R_{FBB}	118kΩ	1%	
R_{PG}	10kΩ	1%	

Figure 33. External Component Values (V_{OUT} = 1.8 V)




Figure 34. Efficiency V_{OUT} = 1.8 V




Figure 35. Power Dissipation V_{OUT} = 1.8 V




Figure 36. Load Transient V_{OUT} = 1.8 V




Figure 37. Startup V_{OUT} = 1.8 V

Copyright © 2012–2018, Texas Instruments Incorporated




Figure 38. 20 MHz Oscilloscope Bandwidth Output Voltage Ripple V_{OUT} = 1.8 V




Figure 39. 500 MHz Oscilloscope Bandwidth, 3x1000 pF additional output capacitance Output Voltage Ripple and HF Noise V_{OUT} = 1.8 V




Figure 40. Typical Switching Frequency at 1000 mA Load V_{OUT} = 1.8 V




Figure 41. Typical Current Limit V_{OUT} = 1.8 V, T_A = 85 °C




Figure 42. Line and Load Regulation V_{OUT} = 1.8 V




Figure 43. Thermal Derating for θ_{JA}= 47ºC/W V_{OUT} = 1.8 V

Copyright © 2012–2018, Texas Instruments Incorporated

8.2.3.3 V_{OUT} = 2.5 V




Figure 44. Typical Applications Circuit

COMPONENT VALUES FOR VOUT=2.5V			
C_{IN}	22µF	≥ 25V	X7R or X5R
C_{OUT}	22µF	≥ 10V	X7R or X5R
C_{SS}	3300pF	≥ 10V	X7R or X5R
R_{FBT}	357kΩ	1%	
R_{FBB}	169kΩ	1%	
R_{PG}	10kΩ	1%	

Figure 45. External Component Values (V_{OUT} = 2.5 V)




Figure 46. Efficiency V_{OUT} = 2.5 V




Figure 47. Power Dissipation V_{OUT} = 2.5 V




Figure 48. Load Transient V_{OUT} = 2.5 V




Figure 49. Startup V_{OUT} = 2.5 V

Copyright © 2012–2018, Texas Instruments Incorporated




Figure 50. 20MHz Oscilloscope Bandwidth
Output Voltage Ripple V_{OUT} = 2.5 V




Figure 51. 500 MHz Oscilloscope Bandwidth, 3x1000 pF additional output capacitance
Output Voltage Ripple and HF Noise V_{OUT} = 2.5 V




Figure 52. Typical Switching Frequency at 1000 mA Load
V_{OUT} = 2.5 V




Figure 53. Typical Current Limit V_{OUT} = 2.5 V, T_A = 85 °C




Figure 54. Line and Load Regulation V_{OUT} = 2.5 V




Figure 55. Thermal Derating for θ_{JA} = 47 °C/W, V_{OUT} = 2.5 V

Copyright © 2012–2018, Texas Instruments Incorporated

8.2.3.4 V_{OUT} = 3.3 V




Figure 56. Typical Applications Circuit

COMPONENT VALUES FOR VOUT=3.3V			
C_{IN}	22µF	≥ 25V	X7R or X5R
C_{OUT}	22µF	≥ 10V	X7R or X5R
C_{SS}	3300pF	≥ 10V	X7R or X5R
R_{FBT}	1.21MΩ	1%	
R_{FBB}	383kΩ	1%	
R_{PG}	10kΩ	1%	

Figure 57. External Component Values (V_{OUT} = 3.3 V)




Figure 58. Efficiency V_{OUT} = 3.3 V




Figure 59. Power Dissipation V_{OUT} = 3.3 V




Figure 60. Load Transient V_{OUT} = 3.3 V




Figure 61. Startup V_{OUT} = 3.3 V

Copyright © 2012–2018, Texas Instruments Incorporated




Figure 62. 20 MHz Oscilloscope Bandwidth
Output Voltage Ripple V_{OUT} = 3.3 V




Figure 63. 500 MHz Oscilloscope Bandwidth, 3x1000 pF additional output capacitance
Output Voltage Ripple and HF Noise V_{OUT} = 3.3 V




Figure 64. Typical Switching Frequency at 1000 mA Load
V_{OUT} = 3.3 V




Figure 65. Typical Current Limit V_{OUT} = 3.3 V, T_A = 85 °C




Figure 66. Line and Load Regulation V_{OUT} = 3.3 V




Figure 67. Thermal Derating for θ_{JA} = 47 °C/W, V_{OUT} = 3.3 V

Copyright © 2012–2018, Texas Instruments Incorporated

8.2.3.5 V_{OUT} = 5.0 V




Figure 68. Typical Applications Circuit

COMPONENT VALUES FOR VOUT=5.0V			
C_{IN}	22µF	≥ 25V	X7R or X5R
C_{OUT}	22µF	≥ 10V	X7R or X5R
C_{SS}	3300pF	≥ 10V	X7R or X5R
R_{FBT}	232kΩ	1%	
R_{FBB}	44.2kΩ	1%	
R_{PG}	10kΩ	1%	

Figure 69. External Component Values (V_{OUT} = 5.0 V)




Figure 70. Efficiency V_{OUT} = 5.0 V




Figure 71. Power Dissipation V_{OUT} = 5.0 V




Figure 72. Load Transient V_{OUT} = 5.0 V




Figure 73. Startup V_{OUT} = 5.0 V

Copyright © 2012–2018, Texas Instruments Incorporated




Figure 74. 20MHz Oscilloscope Bandwidth
Output Voltage Ripple V_{OUT} = 5.0 V




Figure 75. 500 MHz Oscilloscope Bandwidth, 3x1000 pF additional output capacitance
Output Voltage Ripple and HF Noise V_{OUT} = 5.0 V




Figure 76. Typical Switching Frequency at 1000 mA Load
V_{OUT} = 5 V




Figure 77. Typical Current Limit V_{OUT} = 5 V, T_A = 85°C




Figure 78. Line and Load Regulation V_{OUT} = 5 V




Figure 79. Thermal Derating for θ_{JA}= 47 ºC/W, V_{OUT} = 5 V

Copyright © 2012–2018, Texas Instruments Incorporated

8.3 Do's and Don'ts

- DO NOT exceed the *Absolute Maximum Ratings*.
- DO NOT exceed the *Recommended Operating Conditions*.
- DO NOT exceed the *ESD Ratings*.
- DO follow the Detailed Design Procedure.
- DO follow the PCB *Layout Guidelines* and *Layout Example*.
- DO follow the *Power Supply Recommendations*.
- DO visit the TI E2E Community Support Forum to have your questions answered and designs reviewed.

9 Power Supply Recommendations

9.1 Voltage Range

The voltage of the input supply must not exceed the *Absolute Maximum Ratings* and the *Recommended Operating Conditions* of the LMZ21701.

9.2 Current Capability

The input supply must be able to supply the required input current to the LMZ21701 converter. The required input current depends on the application's minimum required input voltage (V_{IN-MIN}), the required output power ($V_{OUT} \times I_{OUT-MAX}$), and the converter efficiency (η).

$I_{IN} = V_{OUT} \times I_{OUT-MAX} / (V_{IN-MIN} \times \eta)$

For example, for a design with 10-V minimum input voltage, 5-V output, and 1-A maximum load, considering 90% conversion efficiency, the required input current is 0.556 A.

9.3 Input Connection

Long input connection cables can cause issues with the normal operation of any buck converter.

9.3.1 Voltage Drops

Using long input wires to connect the supply to the input of any converter adds impedance in series with the input supply. This impedance can cause a voltage drop at the VIN pin of the converter when the output of the converter is loaded. If the input voltage is near the minimum operating voltage, this added voltage drop can cause the converter to drop out or reset. If long wires are used during testing, it is recommended to add some bulk (for example, electrolytic) capacitance at the input of the converter.

9.3.2 Stability

The added inductance of long input cables together with the ceramic (and low ESR) input capacitor can result in an under damped RLC network at the input of the Buck converter. This can cause oscillations on the input and instability. If long wires are used, it is recommended to add some electrolytic capacitance in parallel with the ceramic input capacitor. The electrolytic capacitor's ESR will improve the damping.

Use an electrolytic capacitor with $C_{ELECTROLYTIC} \geq 4 \times C_{CERAMIC}$ and $ESR_{ELECTROLYTIC} \approx \sqrt{(L_{CABLE} / C_{CERAMIC})}$

For example, two cables (one for V_{IN} and one for GND), each 1 meter (~3 ft) long with ~1-mm diameter (18 AWG), placed 1 cm (~0.4 in) apart will form a rectangular loop resulting in about 1.2 µH of inductance. The inductance in this example can be decreased to almost half if the input wires are twisted. Based on a 22 µF ceramic input capacitor, the recommended parallel $C_{ELECTROLYTIC}$ is ≥ 88 µF. Using a 100 µF capacitor will be sufficient. The recommended $ESR_{ELECTROLYTIC} \approx 0.23\ \Omega$ or larger, based on about 1.2 µH of inductance and 22 µF of ceramic input capacitance.

See application note SNVA489C for more details on input filter design.

Copyright © 2012–2018, Texas Instruments Incorporated

10 Layout

10.1 Layout Guidelines

The PCB layout is critical for the proper operation of any DC/DC switching converter. Although using modules can simplify the PCB layout process, care should still be taken to minimize the inductance in the high di/dt loops and to protect sensitive nodes. The following guidelines should be followed when designing a board layout with the LMZ21701:

10.1.1 Minimize the High di/dt Loop Area

The input capacitor, the V_{IN} terminal, and the GND terminal of the LMZ21701 form a high di/dt loop. Place the input capacitor as close as possible to the VIN and GND terminals of the module IC. This minimizes the area of the high di/dt loop and results in lower inductance in the switching current path. Lower inductance in the switching current path translates to lower voltage spikes on the internal switch node and lower noise on the output voltage. Make the copper traces between the input capacitor and the VIN and GND terminals wide and short for better current handling and minimized parasitic inductance.

10.1.2 Protect the Sensitive Nodes in the Circuit

The feedback node is a sensitive circuit which can pick up noise. Make the feedback node as small as possible. This can be achieved by placing the feedback divider as close as possible to the IC. Use thin traces to the feedback pin in order to minimize the parasitic capacitance to other nodes. The feedback network carries very small current and thick traces are not necessary. Another sensitive node to protect is the VOS pin. Use a thin and short trace from the V_{OUT} terminal of the output capacitor to the VOS pin. The VOS pin is right next to the GND terminal. For very noisy systems, a small (0402 or 0201) 0.1 µF capacitor can be placed from VOS to GND to filter high frequency noise on the VOS line.

10.1.3 Provide Thermal Path and Shielding

Using the available layers in the PCB can help provide additional shielding and improved thermal performance. Large unbroken GND copper areas provide good thermal and return current paths. Flood unused PCB area with GND copper. Use thermal vias to connect the GND copper between layers.

The required board area for proper thermal dissipation can be estimated using the power dissipation curves for the desired output voltage and the package thermal resistance vs. board area curve. Refer to the power dissipation graphs in the *Typical Characteristics* section. Using the power dissipation (P_{DISS}) for the designed input and output voltage and the max operating ambient temperature T_A for the application, estimate the required thermal resistance $R_{\theta JA}$ with the following expression.

$$R_{\theta JA\ -\ REQUIRED} \leq (125^{o}C - T_A) / P_{DISS} \quad (8)$$

Then use Figure 80 to estimate the board copper area required to achieve the calculated thermal resistance.




Figure 80. Package Thermal Resistance vs. Board Copper Area

Copyright © 2012–2018, Texas Instruments Incorporated

Layout Guidelines (continued)

For example, for a design with 12-V input, 5-V output, and 1-A load the power dissipation according to Figure 7 is 0.53 W.

For 85°C ambient temperature, the $R_{\theta JA\text{-}REQUIRED}$ is ≤ (125°C – 85°C) / 0.53 W, or ≤ 75°C/W. Looking at Figure 80 the minimum copper area required to achieve this thermal resistance with a 4-layer board and 70 µm (2 oz) copper is approximately 3 cm².

10.2 Layout Example

The following example is for a 4-layer board. Layers 2 and 4 provide additional shielding and thermal path. If a 2-layer board is used, apply the Layer 1 and Layer 3 copper patterns for the top and bottom layers, respectively.

Copyright © 2012–2018, Texas Instruments Incorporated

Layout Example (continued)




Figure 81. Layout example

Copyright © 2012–2018, Texas Instruments Incorporated

Layout Example (continued)

10.2.1 High Density Layout Example for Space Constrained Applications

10.2.1.1 35 mm² Solution Size (Single Sided)

The following layout example uses 0805 case size components for the input and output capacitors and 0402 case size components for the rest of the passives.




Figure 82. 35 mm² Solution Size (Single Sided)

Copyright © 2012–2018, Texas Instruments Incorporated

11 デバイスおよびドキュメントのサポート

11.1 デバイス・サポート

質問への回答を得る、または設計のレビューを受けるには、TI E2Eコミュニティのサポート・フォーラムをご覧ください。

11.1.1 開発サポート

11.1.1.1 WEBENCH®ツールによるカスタム設計

ここをクリックすると、WEBENCH® Power Designerにより、LMZ21701デバイスを使用するカスタム設計を作成できます。

1. 最初に、入力電圧(V_{IN})、出力電圧(V_{OUT})、出力電流(I_{OUT})の要件を入力します。
2. オプティマイザのダイヤルを使用して、効率、占有面積、コストなどの主要なパラメータについて設計を最適化します。
3. 生成された設計を、テキサス・インスツルメンツが提供する他の方式と比較します。

WEBENCH Power Designerでは、カスタマイズされた回路図と部品リストを、リアルタイムの価格と部品の在庫情報と併せて参照できます。

通常、次の操作を実行可能です。

- 電気的なシミュレーションを実行し、重要な波形と回路の性能を確認する。
- 熱シミュレーションを実行し、基板の熱特性を把握する。
- カスタマイズされた回路図やレイアウトを、一般的なCADフォーマットで出力する。
- 設計のレポートをPDFで印刷し、設計を共有する。

WEBENCHツールの詳細は、www.ti.com/WEBENCHでご覧になれます。

11.2 商標

DCS-Control, MicroSiP are trademarks of Texas Instruments.
WEBENCH is a registered trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.3 静電気放電に関する注意事項



これらのデバイスは、限定的なESD（静電破壊）保護機能を内 蔵しています。保存時または取り扱い時は、MOSゲートに対す る静電破壊を防止するために、リード線同士をショートさせて おくか、デバイスを導電フォームに入れる必要があります。

11.4 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.


12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。


Copyright © 2012–2018, Texas Instruments Incorporated

12.1 Tape and Reel Information

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMZ21701SILR	uSiP	SIL	8	3000	330.0	12.4	3.75	3.75	2.2	8.0	12.0	Q2
LMZ21701SILT	uSiP	SIL	8	250	178.0	13.2	3.75	3.75	2.2	8.0	12.0	Q2

Copyright © 2012–2018, Texas Instruments Incorporated

TAPE AND REEL BOX DIMENSIONS



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMZ21701SILR	uSiP	SIL	8	3000	383.0	353.0	58.0
LMZ21701SILT	uSiP	SIL	8	250	223.0	194.0	35.0

Copyright © 2012–2018, Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
LMZ21701SILR	Active	Production	uSiP (SIL) | 8	3000 | LARGE T&R	Yes	NIAU	Level-3-260C-168 HR	-40 to 125	1701 7485 EA
LMZ21701SILT	Active	Production	uSiP (SIL) | 8	250 | SMALL T&R	Yes	NIAU	Level-3-260C-168 HR	-40 to 125	1701 7485 EA
LMZ21701SILT.B	Active	Production	uSiP (SIL) | 8	250 | SMALL T&R	Yes	NIAU	Level-3-260C-168 HR	-40 to 125	1701 7485 EA

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMZ21701SILR	uSiP	SIL	8	3000	330.0	12.4	3.75	3.75	2.2	8.0	12.0	Q2
LMZ21701SILT	uSiP	SIL	8	250	178.0	13.2	3.75	3.75	2.2	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMZ21701SILR	uSiP	SIL	8	3000	383.0	353.0	58.0
LMZ21701SILT	uSiP	SIL	8	250	223.0	194.0	35.0

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、 TI の販売条件 、 TI の総合的な品質ガイドライン 、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日：2025 年 10 月