













LP5018, LP5024

JAJSF10B-OCTOBER 2018-REVISED OCTOBER 2018

# LP50xx 18/24チャネル、12ビット、PWM超低静止電流、I<sup>2</sup>C RGB LED ドライバ

# 1 特長

# • 動作電圧範囲

- V<sub>CC</sub>範囲: 2.7V~5.5V
- EN、SDA、SCLピンは1.8V、3.3V、5Vの 電源レールに対応
- 最大出力電圧: 6V

#### • 24本の高精度、定電流シンク

- V<sub>CC</sub>の全範囲で、チャネルごとに最大25.5mA
- V<sub>CC</sub> ≥ 3.3Vのとき、チャネルごとに最大35mA
- デバイス間誤差: ±7%、チャネル間誤差: ±7%

#### 非常に低い静止電流

- シャットダウン・モード: EN LOWで最大値1μA
- パワー・セーブ・モード: EN HIGH、すべてのLED が30msを超えてオフのとき標準値10μA
- 各チャネルに12ビット、29kHzのPWMジェネレー 夕を内蔵
  - チャネルごとに独立のカラー混合レジスタ
  - RGB LEDモジュールごとに独立の輝度制御レジスタ
  - 対数的または直線的スケールの輝度制御を選択 可能
  - 3相PWMシフト方式を搭載
- 3つのプログラム可能バンク(R、G、B)により各色 をソフトウェアで簡単に制御
- 2つの外部ハードウェア・アドレス・ピンにより、最大4つのデバイスに接続可能
- ブロードキャスト・スレーブ・アドレスにより、 複数のデバイスを同時に構成可能
- 自動インクリメント機能により、1回の伝送で連続する複数のレジスタを書き込み/読み取り可能
- 最高400kHzのFast-Mode I<sup>2</sup>C速度

# 2 アプリケーション

次のような機器のLED照明、インジケータ・ライト、および装飾用ライト

- スマート・スピーカー (音声アシスタント付き)
- スマート・ホーム/家電
- ビデオ・ドアベル
- 電子スマート・ロック
- 煙感知器/熱感知器
- STB / DVR
- スマート・ルータ
- ハンドヘルド・デバイス

# 3 概要

スマート・ホームや、ヒューマン・マシン・インターフェイスを活用する他の家電機器では、高性能のRGB LEBドライバが必要となります。フラッシュ、ブリージング、追跡などのLEDアニメーション効果により、ユーザー向けの環境を大幅に改良できます。またシステム・ノイズが最小限であることは不可欠です。


LP50xxデバイスは、18または24チャネルの定電流シンク LEDドライバです。LP50xxデバイスにはカラー・ミキシング および輝度制御機能が内蔵されており、事前設定によりソ フトウェアのコーディング処理を簡素化できます。12ビッ ト、29kHzのPWMジェネレータが各チャネルに内蔵されて いるため、LEDで円滑に、鮮明な色を再現でき、可聴ノイ ズが除去されます。

#### 製品情報<sup>(1)</sup>

| 型番     | パッケージ      | 本体サイズ(公称)        |  |  |
|--------|------------|------------------|--|--|
| LP5018 | \/OFN (22) | 4.00,0004.00,000 |  |  |
| LP5024 | VQFN (32)  | 4.00mm×4.00mm    |  |  |

(1) 提供されているすべてのパッケージについては、巻末の注文情報を参照してください。

# 概略回路図





# 目次

| 1 | 特長 1                                 |    | 8.4 Device Functional Modes  | 17 |
|---|--------------------------------------|----|--|----|
| 2 | アプリケーション1                            |    | 8.5 Programming  | 18 |
| 3 | 概要1                                  |    | 8.6 Register Maps  | 22 |
| 4 | 改訂履歴2                                | 9  | Application and Implementation   | 38 |
| 5 | 概要(続き)                               |    | 9.1 Application Information  | 38 |
| 6 | Pin Configuration and Functions      |    | 9.2 Typical Application  | 38 |
| - | _                                    | 10 | Power Supply Recommendations   | 41 |
| 7 | Specifications                       | 11 | Layout   |    |
|   | 7.1 Absolute Maximum Ratings         |    | 11.1 Layout Guidelines   |    |
|   | 7.2 ESD Ratings                      |    | 11.2 Layout Examples   |    |
|   | 7.3 Recommended Operating Conditions | 12 |  |    |
|   |                                      |    | 12.1 関連リンク   |    |
|   |                                      |    | 12.2 ドキュメントの更新通知を受け取る方法  |    |
|   | 7.6 Timing Requirements              |    | 12.3 コミュニティ・リソース   |    |
|   | 7.7 Typical Characteristics          |    | 12.4 商標  |    |
| 8 | Detailed Description                 |    | 12.5 静電気放電に関する注意事項   |    |
|   | 8.1 Overview                         |    | 12.6 Glossary  |    |
|   | 8.2 Functional Block Diagram         | 13 | メカニカル、パッケージ、および注文情報  |    |
|   | 8.3 Feature Description              | .0 | THE PARTY OF THE P |    |

# 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

| Revision A (October 2018) から Revision B に変更 Pa  |      |  |  |
|---|------|--|--|
| Added % after 100 in Parameter for I <sub>ERR_DD</sub> and I <sub>ERR_CC</sub> under OUTPUT STAGE | 7    |  |  |
| • 変更 value of "K <sub>IREF</sub> = 100" to "K <sub>IREF</sub> = 105"                              | 16   |  |  |
| 2018年10月発行のものから更新   | Page |  |  |
| • 量産データを用いたデータシートの初版  | 1    |  |  |



# 5 概要(続き)


LP50xxデバイスは、29kHzのスイッチング周波数、12ビットのPWM分解能で各LEDの出力を制御するため、スムーズな調光効果を達成でき、可聴周波数のノイズが排除されます。カラー・ミキシングと輝度の制御レジスタを別々に制御できるため、ソフトウェアのコーディングが明快になります。フェードイン、フェードアウト型のブリージング効果を行う際、グローバルなR、G、Bバンクの制御により、マイクロコントローラの負荷が大幅に減少します。また、LP50xxデバイスにはPWM位相シフト機能も実装されており、LEDが同時にオンになるときの入力電力バジェットを低減するために役立ちます。

LP50xxデバイスには、自動パワーセービング・モードが実装されており、非常に低い静止電流を実現しています。すべてのチャネルが30msの間オフのとき、デバイスの合計消費電力は10μAまで低下するため、LP50xxデバイスはバッテリ駆動の最終製品に適しています。




# 6 Pin Configuration and Functions

LP5018 RSM Package 32-Pin VQFN With Exposed Thermal Pad Top View



#### LP5024 RSM Package 32-Pin VQFN With Exposed Thermal Pad Top View





# **Pin Functions**

|       | PIN                       |        |     | Fill Fullctions   |  |  |
|-------|---------------------------|--------|-----|---|--|--|
|       | No                        | <br>O. | 1/0 | DESCRIPTION   |  |  |
| NAME  | LP5018                    | LP5024 |     |   |  |  |
| ADDR0 | 25                        | 25     | _   | I <sup>2</sup> C slave-address selection pin. This pin must not be left floating.   |  |  |
| ADDR1 | 26                        | 26     | _   | I <sup>2</sup> C slave-address selection pin. This pin must not be left floating.   |  |  |
| EN    | 30                        | 30     | I   | Chip enable input pin   |  |  |
| IREF  | 31                        | 31     | _   | Output current-reference global-setting pin   |  |  |
| NC    | 19, 20, 21,<br>22, 23, 24 | _      | _   | No internal connection  |  |  |
| OUT0  | 1                         | 1      | 0   | Current sink output 0. If not used, this pin can be left floating.  |  |  |
| OUT1  | 2                         | 2      | 0   | Current sink output 1. If not used, this pin can be left floating.  |  |  |
| OUT2  | 3                         | 3      | 0   | Current sink output 2. If not used, this pin can be left floating.  |  |  |
| OUT3  | 4                         | 4      | 0   | Current sink output 3. If not used, this pin can be left floating.  |  |  |
| OUT4  | 5                         | 5      | 0   | Current sink output 4. If not used, this pin can be left floating.  |  |  |
| OUT5  | 6                         | 6      | 0   | Current sink output 5. If not used, this pin can be left floating.  |  |  |
| OUT6  | 7                         | 7      | 0   | Current sink output 6. If not used, this pin can be left floating.  |  |  |
| OUT7  | 8                         | 8      | 0   | Current sink output 7. If not used, this pin can be left floating.  |  |  |
| OUT8  | 9                         | 9      | 0   | Current sink output 8. If not used, this pin can be left floating.  |  |  |
| OUT9  | 10                        | 10     | 0   | Current sink output 9. If not used, this pin can be left floating.  |  |  |
| OUT10 | 11                        | 11     | 0   | Current sink output 10. If not used, this pin can be left floating.   |  |  |
| OUT11 | 12                        | 12     | 0   | Current sink output 11. If not used, this pin can be left floating.   |  |  |
| OUT12 | 13                        | 13     | 0   | Current sink output 12. If not used, this pin can be left floating.   |  |  |
| OUT13 | 14                        | 14     | 0   | Current sink output 13. If not used, this pin can be left floating.   |  |  |
| OUT14 | 15                        | 15     | 0   | Current sink output 14. If not used, this pin can be left floating.   |  |  |
| OUT15 | 16                        | 16     | 0   | Current sink output 15. If not used, this pin can be left floating.   |  |  |
| OUT16 | 17                        | 17     | 0   | Current sink output 16. If not used, this pin can be left floating.   |  |  |
| OUT17 | 18                        | 18     | 0   | Current sink output 17. If not used, this pin can be left floating.   |  |  |
| OUT18 | _                         | 19     | 0   | Current sink output 18. If not used, this pin can be left floating.   |  |  |
| OUT19 | _                         | 20     | 0   | Current sink output 19. If not used, this pin can be left floating.   |  |  |
| OUT20 | _                         | 21     | 0   | Current sink output 20. If not used, this pin can be left floating.   |  |  |
| OUT21 | _                         | 22     | 0   | Current sink output 21. If not used, this pin can be left floating.   |  |  |
| OUT22 | _                         | 23     | 0   | Current sink output 22. If not used, this pin can be left floating.   |  |  |
| OUT23 | _                         | 24     | 0   | Current sink output 23. If not used, this pin can be left floating.   |  |  |
| SCL   | 29                        | 29     | I   | I <sup>2</sup> C bus clock line. If not used, this pin must be connected to GND or VCC.   |  |  |
| SDA   | 28                        | 28     | I/O | I <sup>2</sup> C bus data line. If not used, this pin must be connected to GND or VCC.  |  |  |
| VCAP  | 32                        | 32     | _   | Internal LDO output pin, this pin must be connected to a 1-µF capacitor to GND. Place the capacitor as close to the device as possible. |  |  |
| VCC   | 27                        | 27     | I   | Input power.  |  |  |
| GND   | GND                       |        |     | Exposed thermal pad also serves the ground pin for the device.  |  |  |



# 7 Specifications

# 7.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)<sup>(1)</sup>

|  | MIN   | MAX           | UNIT |
|--|-------|---------------|------|
| Voltage on EN, IREF, OUTx, SCL, SDA, VCC | -0.3  | 6             | V    |
| Voltage on ADDRx                         | -0.3  | VCC+0.3       | V    |
| Voltage on VCAP                          | -0.3  | 2             | V    |
| Continuous power dissipation             | Inter | nally limited |      |
| Junction temperature, T <sub>J-MAX</sub> | -40   | 125           | °C   |
| Storage temperature, T <sub>stg</sub>    | -65   | 150           | °C   |

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 7.2 ESD Ratings

|                    |                         |   | VALUE | UNIT |
|--------------------|-------------------------|---|-------|------|
|                    |                         | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>   | ±4000 |      |
| V <sub>(ESD)</sub> | Electrostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101 (2) | ±1500 | V    |

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±1500
V may actually have higher performance.

# 7.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

|   | MIN | MAX | UNIT |
|---|-----|-----|------|
| Input voltage on VCC                          | 2.7 | 5.5 | V    |
| Voltage on OUTx                               | 0   | 5.5 | V    |
| Voltage on ADDRx, EN, SDA, SCL                | 0   | 5.5 | V    |
| Operating ambient temperature, T <sub>A</sub> | -40 | 85  | °C   |

#### 7.4 Thermal Information

|                        |  | LP5018 or LP5024 |      |
|------------------------|--|------------------|------|
|                        | THERMAL METRIC <sup>(1)</sup>                | RSM (QFN)        | UNIT |
|                        |  | 32 PINS          |      |
| $R_{\theta JA}$        | Junction-to-ambient thermal resistance       | 36.4             | °C/W |
| $R_{\theta JC(top)}$   | Junction-to-case (top) thermal resistance    | 34.8             | °C/W |
| $R_{\theta JB}$        | Junction-to-board thermal resistance         | 15.9             | °C/W |
| ΨЈТ                    | Junction-to-top characterization parameter   | 0.9              | °C/W |
| ΨЈВ                    | Junction-to-board characterization parameter | 16               | °C/W |
| R <sub>0</sub> JC(bot) | Junction-to-case (bottom) thermal resistance | 6.3              | °C/W |

(1) For more information about traditional and new thermal metrics, see Semiconductor and ICPackage Thermal Metrics .

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as ±500 V may actually have higher performance.



# 7.5 Electrical Characteristics

over operating ambient temperature range (-40°C < T<sub>A</sub><85°C) (unless otherwise noted)

|                     | PARAMETER  | TEST CONDITIONS  | MIN         | TYP  | MAX      | UNIT |  |
|---------------------|--|--|-------------|------|----------|------|--|
| POWER S             | SUPPLIES (VCC)   | ,  |             |      | <u>.</u> |      |  |
| √ <sub>vcc</sub>    | Supply voltage   |  | 2.7         |      | 5.5      | V    |  |
|                     | Shutdown supply current  | V <sub>EN</sub> = 0 V  |             | 0.2  | 1        |      |  |
|                     | Standby supply current   | V <sub>EN</sub> = 3.3 V, Chip_EN = 0 (bit)   |             | 6    | 10       | μA   |  |
| l <sub>vcc</sub>    | Normal-mode supply current   | With 10-mA LED current per OUTx  |             | 5    | 8        | mA   |  |
| <b>V</b> 00         | Power-save mode supply current   | V <sub>EN</sub> = 3.3 V, Chip_EN = 1 (bit),<br>Power_Save_EN = 1 (bit), all the<br>LEDs off duration > t <sub>PSM</sub>                                |             | 6    | 10       | μΑ   |  |
| V <sub>UVR</sub>    | Undervoltage restart   | V <sub>VCC</sub> rising  |             |      | 2.5      | V    |  |
| V <sub>UVF</sub>    | Undervoltage shutdown  | V <sub>VCC</sub> falling   | 2           |      |          | V    |  |
| V <sub>UV_HYS</sub> | Undervoltage shutdown hysteresis   |  |             | 0.2  |          | V    |  |
|                     | STAGE (OUTx)   | 1  |             |      |          |      |  |
|                     | Maximum sink current<br>(OUT0-OUTx) (For LP5024, x = 23.<br>For LP5018, x = 17.)                                     | V <sub>VCC</sub> in full range,<br>Max_Current_Option = 0 (bit), PWM<br>= 100%   |             |      | 25.5     | mA   |  |
| I <sub>MAX</sub>    | Maximum sink current (OUT0-OUTx) (For LP5024, x = 23. For LP5018, x = 17.)   | V <sub>VCC</sub> ≥ 3.3 V, Max_Current_Option = 1 (bit), PWM = 100%   |             | 35   |          |      |  |
| l                   | Internal sink current limit (OUT0-OUTx) (For LP5024, x = 23. For LP5018, x = 17.)                                    | V <sub>VCC</sub> in full range,<br>Max_Current_Option = 0 (bit), V <sub>IREF</sub><br>= 0 V  | 35          | 55   | 80       | mA   |  |
| I <sub>LIM</sub>    | Internal sink current limit (OUT0-OUTx) (For LP5024, x = 23. For LP5018, x = 17.)                                    | $V_{VCC} \ge 3.3V$ , Max_Current_Option=1 (bit), $V_{IREF} = 0 V$  | 40          | 75   | 120      |      |  |
| l <sub>lkg</sub>    | Leakage current (OUT0-OUTx) (For LP5024, x = 23. For LP5018, x = 17.)  | PWM = 0%   |             | 0.1  | 1        | μΑ   |  |
| I <sub>ERR_DD</sub> | Device to device current error, I <sub>ERR_DD</sub> =(I <sub>AVE</sub> -I <sub>SET</sub> )/I <sub>SET</sub> ×100%    | All channels' current set to 10 mA. PWM = 100%. Already includes the V <sub>IREF</sub> and K <sub>IREF</sub> tolerance                                 | <b>-7</b> % |      | 7%       |      |  |
| I <sub>ERR_CC</sub> | Channel to channel current error, I <sub>ERR_CC</sub> =(I <sub>OUTX</sub> -I <sub>AVE</sub> )/I <sub>AVE</sub> ×100% | All channels' current set to 10 mA. PWM = 100%. Already includes the V <sub>IREF</sub> and K <sub>IREF</sub> tolerance                                 | -7%         |      | 7%       |      |  |
| V <sub>IREF</sub>   | IREF voltage   |  |             | 0.7  |          | V    |  |
| K <sub>IREF</sub>   | IREF ratio   |  |             | 105  |          |      |  |
| f <sub>PWM</sub>    | PWM switching frequency  |  | 21          | 29   |          | kHz  |  |
| $V_{SAT}$           | Output saturation voltage  | V <sub>VCC</sub> in full range,<br>Max_Current_Option = 0 (bit), output<br>current set to 20 mA, the voltage<br>when the LED current has dropped<br>5% |             | 0.25 | 0.35     | V    |  |
|                     |  | V <sub>VCC</sub> ≥ 3.3 V, Max_Current_Option<br>= 1 (bit), output current set to 20<br>mA, the voltage when the LED<br>current has dropped 5%          |             | 0.3  | 0.4      |      |  |
| LOGIC IN            | PUTS (EN, SCL, SDA, ADDRx)   |  |             |      |          |      |  |
| V <sub>IL</sub>     | Low level input voltage  |  |             |      | 0.4      | V    |  |
| V <sub>IH</sub>     | High level input voltage   |  | 1.4         |      |          | V    |  |
| LOGIC               | Input current  |  | -1          |      | 1        | μA   |  |
| V <sub>SDA</sub>    | SDA output low level   | I <sub>PULLUP</sub> = 5 mA   |             |      | 0.4      | V    |  |
| PROTEC              | TION CIRCUITS  |  |             |      |          |      |  |
| T <sub>(TSD)</sub>  | Thermal-shutdown junction temperature  |  |             | 160  |          | °C   |  |



# **Electrical Characteristics (continued)**


over operating ambient temperature range (-40°C <  $T_A$ <85°C) (unless otherwise noted)

|                    | PARAMETER                               | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------------|---|-----------------|-----|-----|-----|------|
| T <sub>(HYS)</sub> | Thermal shutdown temperature hysteresis |                 |     | 15  |     | °C   |

# 7.6 Timing Requirements

over operating ambient temperature range (- $40^{\circ}$ C <  $T_A$ < $85^{\circ}$ C) (unless otherwise noted)


|                   | PARAMETER   | MIN                     | TYP | MAX | UNIT |
|-------------------|---|-------------------------|-----|-----|------|
| $f_{OSC}$         | Internal oscillator frequency   |                         | 15  |     | MHz  |
| t <sub>PSM</sub>  | Power save mode deglitch time   | 20                      | 30  | 40  | ms   |
| t <sub>EN_H</sub> | EN first rising edge until first I <sup>2</sup> C access                                |                         |     | 500 | μs   |
| t <sub>EN_L</sub> | EN first falling edge until first I <sup>2</sup> C reset                                |                         |     | 3   | μs   |
| $f_{SCL}$         | I <sup>2</sup> C clock frequency  |                         |     | 400 | kHz  |
| 1                 | Hold time (repeated) START condition  | 0.6                     |     |     | μs   |
| 2                 | Clock low time  | 1.3                     |     |     | μs   |
| 3                 | Clock high time   | 600                     |     |     | ns   |
| 4                 | Setup time for a repeated START condition   | 600                     |     |     | ns   |
| 5                 | Data hold time  | 0                       |     |     | ns   |
| 6                 | Data setup time   | 100                     |     |     | ns   |
| 7                 | Rise time of SDA and SCL  | 20 + 0.1 C <sub>b</sub> |     | 300 | ns   |
| 8                 | Fall time of SDA and SCL  | 15 + 0.1 C <sub>b</sub> |     | 300 | ns   |
| 9                 | Setup time for STOP condition   | 600                     |     |     | ns   |
| 10                | Bus free time between a STOP and a START condition                                      | 1.3                     |     |     | μs   |
| C <sub>b</sub>    | Capacitive load parameter for each bus line Load of 1 pF corresponds to one nanosecond. | 10                      |     | 200 | pF   |



8




# 7.7 Typical Characteristics





# **Typical Characteristics (continued)**






# 8 Detailed Description

#### 8.1 Overview

The LP50xx device is an 18- or 24-channel constant-current-sink LED driver. The LP50xx device includes all necessary power rails, an on-chip oscillator, and a two-wire serial  $I^2C$  interface. The maximum constant-current value of all channels is set by a single external resistor. Two hardware address pins allow up to four devices on the same bus. An automatic power-saving mode is implemented to keep the total current consumption under 10  $\mu$ A, which makes the LP50xx device a potential choice for battery-powered end-equipment.

The LP50xx device is optimized for RGB LEDs regarding to both live effects and software efforts. The LP50xx device controls each LED output with 12-bit PWM resolution at 29-kHz switching frequency, which helps achieve a smooth dimming effect and eliminates audible noise. The independent color-mixing and intensity-control registers make the software coding straightforward. When targeting a fade-in, fade-out type breathing effect, the global RGB bank control reduces the microcontroller loading significantly. The LP50xx device also implements a PWM phase-shifting function to help reduce the input power budget when LEDs turn on simultaneously.

# 8.2 Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 PWM Control for Each Channel

Most traditional LED drivers are designed for the single-color LEDs, in which the high-resolution PWM generator is used for intensity control only. However, for RGB LEDs, both the color mixing and intensity control should be addressed to achieve the target effect. With the traditional solution, the users must handle the color mixing and intensity control simultaneously with a single PWM register. Several undesired effects occur: the limited dimming steps, the complex software design, and the color distortion when using a logarithmic scale control.



The LP50xx device is designed with independent color mixing and intensity control, which makes the RGB LED effects fancy and the control experience straightforward. With the inputs of the color-mixing register and the intensity-control register, the final PWM generator output for each channel is 12-bit resolution and 29-kHz dimming frequency, which helps achieve a smooth dimming effect and eliminates audible noise. See  $\blacksquare$  9.




図 9. PWM Control Scheme for Each Channel

#### 8.3.1.1 Independent Color Mixing Per RGB LED Module

Each output channel has its own individual 8-bit color-setting register (OUTx\_COLOR). The device allows every RGB LED module to achieve >16 million ( $256 \times 256 \times 256$ ) color-mixing.

#### 8.3.1.2 Independent Intensity Control Per RGB LED Module

When color is fixed, the independent intensity-control is used to achieve accurate and flexible dimming control for every RGB LED module.

#### 8.3.1.2.1 Intensity-Control Register Configuration

Every three consecutive output channels are assigned to their respective intensity-control register (LEDx\_BRIGHTNESS). For example, OUT0, OUT1, and OUT2 are assigned to LED0\_BRIGHTNESS, so it is recommended to connect the RGB LEDs in the sequence as shown in 表 1. The LP50xx device allows 256-step intensity control for each RGB LED module, which helps achieve a smooth dimming effect.

Keeping FFh (default value) in the LED0\_BRIGHTNESS register results in 100% dimming duty cycle. With this setting, users can just configure the color mixing register by channel to achieve the target dimming effect in a single-color LED application.

# 8.3.1.2.2 Logarithmic- or Linear-Scale Intensity Control

For human-eye-friendly visual performance, a logarithmic-scale dimming curve is usually implemented in LED drivers. However, for RGB LEDs, if using a single register to achieve both color mixing and intensity control, color distortion can be observed easily when using a logarithmic scale. The LP50xx device, with independent color-mixing and intensity-control registers, implements the logarithmic scale dimming control inside the intensity control function, which solves the color distortion issue effectively. See 2 10. Also, the LP50xx device allows users to configure the dimming scale either logarithmically or linearly through the global Log\_Scale\_EN register. If a special dimming curve is desired, using the linear scale with software correction is the most flexible approach. See 11.



# Brightness Control 8 Bits Brightness Linear OR Logarithmic 8 Bits Brightness Linear OR Logarithmic

図 10. Logarithmic- or Linear-Scale Intensity Control




図 11. Logarithmic vs Linear Dimming Curve

## 8.3.1.3 12-Bit, 29-kHz PWM Generator Per Channel

#### 8.3.1.3.1 PWM Generator

With the inputs of the color mixing and the intensity control, the final output PWM duty cycle is defined as the product obtained by multiplying the color-mixing register value by the related intensity-control register value. The final output PWM duty cycle has 12 bits of control accuracy, which is achieved by a 9 bits of pure PWM resolution and 3 bits of digital dithering control. For 3-bit dithering, every eighth pulse is made 1 LSB longer to increase the average value by 1 / 8th. The LP50xx device allows users to enable or disable the dithering function through the PWM\_Dithering\_EN register. When enabled (default), the output PWM duty-cycle accuracy is 12 bits. When disabled, the output PWM duty-cycle accuracy is 9 bits.

To eliminate the audible noise due to the PWM switching, the LP50xx device sets the PWM switching frequency at 29-kHz, above the 20-kHz human hearing range.



#### 8.3.1.4 PWM Phase-Shifting

A PWM phase-shifting scheme allows delaying the time when each LED driver is active. When the LED drivers are not activated simultaneously, the peak load current from the pre-stage power supply is significantly decreased. The scheme also reduces input-current ripple and ceramic-capacitor audible ringing. LED drivers are grouped into three different phases.

- Phase 1—the rising edge of the PWM pulse is fixed. The falling edge of the pulse is changed when the duty cycle changes. Phase 1 is applied to LED0, LED3, ..., LED21.
- Phase 2—the middle point of the PWM pulse is fixed. The pulse spreads in both directions when the PWM duty cycle is increased. Phase 2 is applied to LED1, LED4, ..., LED22.
- Phase 3—the falling edge of the PWM pulse is fixed. The rising edge of the pulse is changed when the duty cycle changes. Phase 3 is applied to LED2, LED5, ..., LED23.




図 12. PWM Phase-Shifting

## 8.3.2 LED Bank Control

For most LED-animation effects, like blinking and breathing, all the RGB LEDs have the same lighting pattern. Instead of controlling the individual LED separately, which occupies the microcontroller resources heavily, the LP50xx device provides an easy coding approach, the LED bank control.

Each channel can be configured as either independent control or bank control through the LEDx\_Bank\_EN register. When LEDx\_Bank\_EN = 0 (default), the LED is controlled independently by the related color-mixing and intensity-control registers. When LEDx\_Bank\_EN = 1, the LP50xx device drives the LEDs in LED bank-control mode. The LED bank has its own independent PWM control scheme, which is the same structure as the PWM scheme of each channel. See PWM Control for Each Channel for more details. When a channel is configured in LED bank-control mode, the related color mixing and intensity control is governed by the bank control registers (BANK\_A\_COLOR, BANK\_B\_COLOR, BANK\_C\_COLOR, and BANK\_BRIGHTNESS) regardless of the inputs on its own color-mixing and intensity-control registers.






図 13. Bank PWM Control Scheme

# 表 1. Bank Number and LED Number Assignment

| OUT NUMBER          | BANK Number | RGB LED MODULE NUMBER |
|---------------------|-------------|-----------------------|
| OUT0                | Bank A      |                       |
| OUT1                | Bank B      | LED0                  |
| OUT2                | Bank C      |                       |
| OUT3                | Bank A      |                       |
| OUT4                | Bank B      | LED1                  |
| OUT5                | Bank C      |                       |
| OUT6                | Bank A      |                       |
| OUT7                | Bank B      | LED2                  |
| OUT8                | Bank C      |                       |
| OUT9                | Bank A      |                       |
| OUT10               | Bank B      | LED3                  |
| OUT11               | Bank C      |                       |
| OUT12               | Bank A      |                       |
| OUT13               | Bank B      | LED4                  |
| OUT14               | Bank C      |                       |
| OUT15               | Bank A      |                       |
| OUT16               | Bank B      | LED5                  |
| OUT17               | Bank C      |                       |
| OUT18 (LP5024 only) | Bank A      |                       |
| OUT19 (LP5024 only) | Bank B      | LED6                  |
| OUT20 (LP5024 only) | Bank C      |                       |
| OUT21 (LP5024 only) | Bank A      |                       |
| OUT22 (LP5024 only) | Bank B      | LED7                  |
| OUT23 (LP5024 only) | Bank C      |                       |

With the bank control configuration, the LP50xx device enables users to achieve smooth and live LED effects globally with an ultrasimple software effort. ☑ 14 shows an example using LED0 as an independent RGB indicator and others with group breathing effect.




図 14. Bank PWM Control Example

#### 8.3.3 Current Range Setting

The constant-current value ( $I_{SET}$ ) of all 24 channels is set by a single external resistor,  $R_{IREF}$ . The value of  $R_{IREF}$  can be calculated by  $\pm$  1.

$$R_{IREF} = K_{IREF} \times \frac{V_{IREF}}{I_{SFT}}$$

where:

With the IREF pin floating, the output current is close to zero. With the IREF pin shorted to GND, the LP50xx device provides internal current-limit protection, and the output-channel maximum current is limited to I<sub>LIM</sub>.

The LP50xx device supports two levels of maximum output current, I<sub>MAX</sub>.

- When V<sub>CC</sub> is in the range from 2.7 V to 5.5 V, and the Max\_Current\_Option (bit) = 0, I<sub>MAX</sub> = 25.5 mA.
- When  $V_{CC}$  is in the range from 3.3 V to 5.5 V, and the Max\_Current\_Option (bit) = 1,  $I_{MAX}$  = 35 mA.

#### 8.3.4 Automatic Power-Save Mode

When all the LED outputs are inactive, the LP50xx device is able to enter power-save mode automatically, thus lowering idle-current consumption down to 10  $\mu$ A (typical). Automatic power-save mode is enabled when register bit Power\_Save\_EN = 1 (default) and all the LEDs are off for a duration of >30 ms. Almost all analog blocks are powered down in power-save mode. If any I<sup>2</sup>C command to the device occurs, the LP50xx device returns to NORMAL mode.



#### 8.3.5 Protection Features

#### 8.3.5.1 Thermal Shutdown

The LP50xx device implements a thermal shutdown mechanism to protect the device from damage due to overheating. When the junction temperature rises to 160°C (typical), the device switches into shutdown mode. The LP50xx device releases thermal shutdown when the junction temperature of the device is reduced to 145°C (typical).

#### 8.3.5.2 UVLO

The LP50xx device has an internal comparator that monitors the voltage at  $V_{CC}$ . When  $V_{CC}$  is below  $V_{UVF}$ , reset is active and the LP50xx device is in the INITIALIZATION state.

#### 8.4 Device Functional Modes




図 15. Functional Modes

- INITIALIZATION: The device enters into INITIALIZATION mode when EN = H. In this mode, all the registers
  are reset. Entry can also be from any state, if the RESET (register) = FFh or UVLO is active.
- NORMAL: The device enters the NORMAL mode when Chip\_EN (register) = 1. I<sub>CC</sub> is 10 mA (typ.).
- POWER SAVE: The device automatically enters the POWER SAVE mode when Power\_Save\_EN (register) =
   1 and all the LEDs are off for a duration of >30 ms. In POWER SAVE mode, analog blocks are disabled to
   minimize power consumption, but the registers retain the data and keep it available via I<sup>2</sup>C. I<sub>CC</sub> is 10 μA (typ.).
   In case of any I<sup>2</sup>C command to this device, it returns to the NORMAL mode.
- **SHUTDOWN**: The device enters into SHUTDOWN mode from all states on  $V_{CC}$  power up or when EN = L.  $I_{CC}$  is < 1  $\mu$ A (max).
- **STANDBY**: The device enters the STANDBY mode when Chip\_EN (register) = 0. In this mode, all the OUTx pins are shut down, but the registers retain the data and keep it available via I<sup>2</sup>C. STANDBY is the low-power-consumption mode, when all circuit functions are disabled. I<sub>CC</sub> is 10 μA (typ.).
- THERMAL SHUTDOWN: The device automatically enters the THERMAL SHUTDOWN mode when the

# **Device Functional Modes (continued)**

junction temperature exceeds 160°C (typical). In this mode, all the OUTx outputs are shut down. If the junction temperature decreases below 145°C (typical), the device returns to the NORMAL mode.

# 8.5 Programming

#### 8.5.1 I<sup>2</sup>C Interface

The I<sup>2</sup>C-compatible two-wire serial interface provides access to the programmable functions and registers on the device. This protocol uses a two-wire interface for bidirectional communications between the devices connected to the bus. The two interface lines are the serial data line (SDA) and the serial clock line (SCL). Every device on the bus is assigned a unique address and acts as either a master or a slave depending on whether it generates or receives the serial clock, SCL. The SCL and SDA lines should each have a pullup resistor placed somewhere on the line and remain HIGH even when the bus is idle.

#### 8.5.1.1 Data Validity

The data on SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, the state of the data line can only be changed when the clock signal is LOW.




図 16. Data Validity

#### 8.5.1.2 Start and Stop Conditions

START and STOP conditions classify the beginning and the end of the data transfer session. A START condition is defined as the SDA signal transitioning from HIGH to LOW while the SCL line is HIGH. A STOP condition is defined as the SDA transitioning from LOW to HIGH while SCL is HIGH. The bus master always generates START and STOP conditions. The bus is considered to be busy after a START condition and free after a STOP condition. During data transmission, the bus master can generate repeated START conditions. First START and repeated START conditions are functionally equivalent.




図 17. Start and Stop Conditions



# **Programming (continued)**

#### 8.5.1.3 Transferring Data

Every byte put on the SDA line must be eight bits long, with the most-significant bit (MSB) being transferred first. Each byte of data must be followed by an acknowledge bit. The acknowledge-related clock pulse is generated by the master. The master releases the SDA line (HIGH) during the acknowledge clock pulse. The device pulls down the SDA line during the ninth clock pulse, signifying an acknowledge. The device generates an acknowledge after each byte has been received.

There is one exception to the acknowledge-after-every-byte rule. When the master is the receiver, it must indicate to the transmitter an end of data by not acknowledging (negative acknowledge) the last byte clocked out of the slave. This negative acknowledge still includes the acknowledge clock pulse (generated by the master), but the SDA line is not pulled down.

After the START condition, the bus master sends a chip address. This address is seven bits long followed by an eighth bit which is a data direction bit (READ or WRITE). For the eighth bit, a 0 indicates a WRITE, and a 1 indicates a READ. The second byte selects the register to which the data is written. The third byte contains data to write to the selected register.




図 18. Acknowledge and Not Acknowledge on I<sup>2</sup>C Bus

## 8.5.1.4 PC Slave Addressing

The device slave address is defined by connecting GND or VCC to the ADDR0 and ADDR1 pins. A total of four independent slave addresses can be realized by combinations when GND or VCC is connected to the ADDR0 and ADDR1 pins (see 表 2 and 表 3).

The device responds to a broadcast slave address regardless of the setting of the ADDR0 and ADDR1 pins. Global writes to the broadcast address can be used for configuring all devices simultaneously. The device supports global read using a broadcast address; however, the data read is only valid if all devices on the I<sup>2</sup>C bus contain the same value in the addressed register.

| 表 2. | Slave- | Address ( | Combinations |
|------|--------|-----------|--------------|
|------|--------|-----------|--------------|

| ADDR1 | ADDDO | SLAVE ADDRESS |           |  |  |  |
|-------|-------|---------------|-----------|--|--|--|
| ADDRI | ADDR0 | INDEPENDENT   | BROADCAST |  |  |  |
| GND   | GND   | 010 1000      |           |  |  |  |
| GND   | VCC   | 010 1001      | 044 4400  |  |  |  |
| VCC   | GND   | 010 1010      | 011 1100  |  |  |  |
| VCC   | VCC   | 010 1011      |           |  |  |  |



#### 表 3. Chip Address

|             | SLAVE ADDRESS |       |       |       |       |       |       |        |  |
|-------------|---------------|-------|-------|-------|-------|-------|-------|--------|--|
|             | Bit 7         | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0  |  |
| Independent | 0             | 1     | 0     | 1     | 0     | ADDR1 | ADDR0 | 1 or 0 |  |
| Broadcast   | 0             | 1     | 1     | 1     | 1     | 0     | 0     | 1 or 0 |  |

# 8.5.1.5 Control-Register Write Cycle


- The master device generates a start condition.
- The master device sends the slave address (7 bits) and the data direction bit ( $R/\overline{W} = 0$ ).
- The slave device sends an acknowledge signal if the slave address is correct.
- The master device sends the control register address (8 bits).
- The slave device sends an acknowledge signal.
- The master device sends the data byte to be written to the addressed register.
- The slave device sends an acknowledge signal.
- If the master device sends further data bytes, the control register address of the slave is incremented by 1 after the acknowledge signal. To reduce program load time, the device supports address auto incrementation. The register address is incremented after each 8 data bits.
- The write cycle ends when the master device creates a stop condition.



図 19. Write Cycle

#### 8.5.1.6 Control-Register Read Cycle

- The master device generates a start condition.
- The master device sends the slave address (7 bits) and the data direction bit ( $R/\overline{W} = 0$ ).
- The slave device sends an acknowledge signal if the slave address is correct.
- The master device sends the control register address (8 bits).
- The slave device sends an acknowledge signal.
- The master device generates a repeated-start condition.
- The master device sends the slave address (7 bits) and the data direction bit ( $R\overline{W} = 1$ ).
- The slave device sends an acknowledge signal if the slave address is correct.
- The slave device sends the data byte from the addressed register.
- If the master device sends an acknowledge signal, the control-register address is incremented by 1. The slave device sends the data byte from the addressed register. To reduce program load time, the device supports address auto incrementation. The register address is incremented after each 8 data bits.
- The read cycle ends when the master device does not generate an acknowledge signal after a data byte and generates a stop condition.





#### 8.5.1.7 Auto-Increment Feature

The auto-increment feature allows writing or reading several consecutive registers within one transmission. For example, when an 8-bit word is sent to the device, the internal address index counter is incremented by 1, and the next register is written. The auto-increment feature is enabled by default and can be disabled by setting the Auto\_Incr\_EN bit = 0 in the DEVICE\_CONFIG1 register. The auto-increment feature is applied for the full register address from 0h to FFh.



# 8.6 Register Maps

表 4 lists the memory-mapped registers of the device.

# 表 4. Register Maps

| REGISTER<br>NAME    | ADDR | TYPE | D7                                   | D6   | D5           | D4           | D3                   | D2           | D1           | D0           | DEF-<br>AULT |
|---------------------|------|------|--------------------------------------|--|--------------|--------------|----------------------|--------------|--------------|--------------|--------------|
| DEVICE_<br>CONFIG0  | 00h  | R/W  | RESERVED                             | Chip_EN  |              |              | RESE                 | RVED         |              |              | 00h          |
| DEVICE_<br>CONFIG1  | 01h  | R/W  | RESE                                 | RESERVED Log_Scale_EN Power_Save_ Auto_Incr_EN PWM_ Dithering_EN Option LED_Global C |              |              | LED_Global Off       | 3Ch          |              |              |              |
| LED_CONFIG0         | 02h  | R/W  | LED7_Bank_EN<br>(Only for<br>LP5024) | LED6_Bank_EN<br>(Only for<br>LP5024)   | LED5_Bank_EN | LED4_Bank_EN | LED3_Bank_EN         | LED2_Bank_EN | LED1_Bank_EN | LED0_Bank_EN | 00h          |
| BANK_<br>BRIGHTNESS | 03h  | R/W  |                                      |  |              | Bank_B       | rightness            |              |              |              | FFh          |
| BANK_A_<br>COLOR    | 04h  | R/W  |                                      |  |              | Bank_A       | A_Color              |              |              |              | 00h          |
| BANK_B_<br>COLOR    | 05h  | R/W  |                                      |  |              | Bank_E       | 3_Color              |              |              |              | 00h          |
| BANK_C_<br>COLOR    | 06h  | R/W  |                                      | Bank_C_Color   |              |              |                      |              |              |              |              |
| LED0_<br>BRIGHTNESS | 07h  | R/W  |                                      | LED0_Brightness  |              |              |                      |              |              |              | FFh          |
| LED1_<br>BRIGHTNESS | 08h  | R/W  |                                      | LED1_Brightness  |              |              |                      |              |              |              | FFh          |
| LED2_<br>BRIGHTNESS | 09h  | R/W  |                                      |  |              | LED2_B       | rightness            |              |              |              | FFh          |
| LED3_<br>BRIGHTNESS | 0Ah  | R/W  |                                      |  |              | LED3_B       | rightness            |              |              |              | FFh          |
| LED4_<br>BRIGHTNESS | 0Bh  | R/W  |                                      |  |              | LED4_B       | rightness            |              |              |              | FFh          |
| LED5_<br>BRIGHTNESS | 0Ch  | R/W  |                                      |  |              | LED5_B       | rightness            |              |              |              | FFh          |
| LED6_<br>BRIGHTNESS | 0Dh  | R/W  |                                      |  |              |              | rightness<br>LP5024) |              |              |              | FFh          |
| LED7_<br>BRIGHTNESS | 0Eh  | R/W  |                                      |  |              |              | rightness<br>LP5024) |              |              |              | FFh          |
| OUT0_COLOR          | 0Fh  | R/W  |                                      |  |              |              |                      |              |              | 00h          |              |
| OUT1_COLOR          | 10h  | R/W  |                                      |  |              | OUT1         | _Color               |              |              |              | 00h          |
| OUT2_COLOR          | 11h  | R/W  |                                      |  |              |              |                      |              |              | 00h          |              |
| OUT3_COLOR          | 12h  | R/W  |                                      |  |              | OUT3         | _Color               |              |              |              | 00h          |



# **Register Maps (continued)**

# 表 4. Register Maps (continued)

| REGISTER<br>NAME | ADDR | TYPE | D7 | D6                               | D5 | D4                 | D3                 | D2 | D1 | D0 | DEF-<br>AULT |
|------------------|------|------|----|----------------------------------|----|--------------------|--------------------|----|----|----|--------------|
| OUT4_COLOR       | 13h  | R/W  |    | OUT4_Color                       |    |                    |                    |    |    |    |              |
| OUT5_COLOR       | 14h  | R/W  |    | OUT5_Color                       |    |                    |                    |    |    |    |              |
| OUT6_COLOR       | 15h  | R/W  |    | OUT6_Color                       |    |                    |                    |    |    |    |              |
| OUT7_COLOR       | 16h  | R/W  |    |                                  |    | OUT7               | _Color             |    |    |    | 00h          |
| OUT8_COLOR       | 17h  | R/W  |    |                                  |    | OUT8               | _Color             |    |    |    | 00h          |
| OUT9_COLOR       | 18h  | R/W  |    |                                  |    | OUT9               | _Color             |    |    |    | 00h          |
| OUT10_COLOR      | 19h  | R/W  |    |                                  |    | OUT10              | _Color             |    |    |    | 00h          |
| OUT11_COLOR      | 1Ah  | R/W  |    |                                  |    | OUT11              | _Color             |    |    |    | 00h          |
| OUT12_COLOR      | 1Bh  | R/W  |    |                                  |    | OUT12              | 2_Color            |    |    |    | 00h          |
| OUT13_COLOR      | 1Ch  | R/W  |    |                                  |    | OUT13              | 3_Color            |    |    |    | 00h          |
| OUT14_COLOR      | 1Dh  | R/W  |    |                                  |    | OUT14              | L_Color            |    |    |    | 00h          |
| OUT15_COLOR      | 1Eh  | R/W  |    |                                  |    | OUT15              | 5_Color            |    |    |    | 00h          |
| OUT16_COLOR      | 1Fh  | R/W  |    |                                  |    | OUT16              | S_Color            |    |    |    | 00h          |
| OUT17_COLOR      | 20h  | R/W  |    |                                  |    | OUT17              | _Color             |    |    |    | 00h          |
| OUT18_COLOR      | 21h  | R/W  |    |                                  |    |                    | 3_Color<br>LP5024) |    |    |    | 00h          |
| OUT19_COLOR      | 22h  | R/W  |    |                                  |    | OUT19<br>(Only for | 9_Color<br>LP5024) |    |    |    | 00h          |
| OUT20_COLOR      | 23h  | R/W  |    |                                  |    |                    | )_Color<br>LP5024) |    |    |    | 00h          |
| OUT21_COLOR      | 24h  | R/W  |    |                                  |    | OUT21<br>(Only for | _Color<br>LP5024)  |    |    |    | 00h          |
| OUT22_COLOR      | 25h  | R/W  |    |                                  |    |                    | 2_Color<br>LP5024) |    |    |    | 00h          |
| OUT23_COLOR      | 26h  | R/W  |    | OUT23_Color<br>(Only for LP5024) |    |                    |                    |    |    |    | 00h          |
| RESET            | 27h  | W    |    |                                  |    | Re                 | set                |    |    |    | 00h          |



# 表 5. Access Type Codes

| ACCESS TYPE      | CODE                   | DESCRIPTION                            |  |  |  |  |  |  |  |
|------------------|------------------------|--|--|--|--|--|--|--|--|
| Read Type        | Read Type              |  |  |  |  |  |  |  |  |
| R                | R                      | Read                                   |  |  |  |  |  |  |  |
| Write Type       |                        |  |  |  |  |  |  |  |  |
| W                | W                      | Write                                  |  |  |  |  |  |  |  |
| Reset or Default | Reset or Default Value |  |  |  |  |  |  |  |  |
| -n               |                        | Value after reset or the default value |  |  |  |  |  |  |  |

# 8.6.1 DEVICE\_CONFIG0 (Address = 0h) [reset = 0h]

DEVICE\_CONFIG0 is shown in 図 21 and described in 表 6.

Return to 表 4.

# 図 21. DEVICE\_CONFIG0 Register

| 7        | 6       | 5        | 4       | 3 | 2 | 1 | 0 |  |
|----------|---------|----------|---------|---|---|---|---|--|
| RESERVED | Chip_EN | RESERVED |         |   |   |   |   |  |
| R/W-0h   | R/W-0h  |          | R/W̄-0h |   |   |   |   |  |

# 表 6. DEVICE\_CONFIG0 Register Field Descriptions

| Bit | Field    | Туре | Reset       | Description                                  |  |
|-----|----------|------|-------------|--|--|
| 7   | RESERVED | R/W  | 0h          | Reserved                                     |  |
| 6   | Chip_EN  | R/W  | 0h          | 1 = LP50xx enabled<br>0 = LP50xx not enabled |  |
| 5–0 | RESERVED | R/W  | 0h Reserved |  |  |

# 8.6.2 DEVICE\_CONFIG1 (Address = 1h) [reset = 3Ch]

DEVICE\_CONFIG1 is shown in 図 22 and described in 表 7.

Return to 表 4.

# 図 22. DEVICE\_CONFIG1 Register

| 7    | 6    | 5            | 4            | 3            | 2      | 1              | 0              |
|------|------|--------------|--------------|--------------|--------|----------------|----------------|
| RESE | RVED | Log_Scale_EN | Power_Save_E | Auto_Incr_EN |        | Optional_Headr | LED_Global Off |
|      |      |              | N            |              | _EN    | oom            |                |
| RΛ   | ∇-0h | R/W-1h       | R/W-1h       | R/W-1h       | R/W-1h | R/W-0h         | R/W-0h         |

# 表 7. DEVICE\_CONFIG1 Register Field Descriptions

| Bit | Field              | Туре | Reset | Description  |
|-----|--------------------|------|-------|--|
| 7–6 | RESERVED           | R/W  | 0h    | Reserved   |
| 5   | Log_Scale_EN       | R/W  | 1h    | 1 = Logarithmic scale dimming curve enabled<br>0 = Linear scale dimming curve enabled            |
| 4   | Power_Save_EN      | R/W  | 1h    | 1 = Automatic power-saving mode enabled<br>0 = Automatic power-saving mode not enabled           |
| 3   | Auto_Incr_EN       | R/W  | 1h    | 1 = Automatic increment mode enabled<br>0 = Automatic increment mode not enabled                 |
| 2   | PWM_Dithering_EN   | R/W  | 1h    | 1 = PWM dithering mode enabled<br>0 = PWM dithering mode not enabled                             |
| 1   | Max_Current_Option | R/W  | 0h    | 1 = Output maximum current $I_{MAX}$ = 35 mA.<br>0 = Output maximum current $I_{MAX}$ = 25.5 mA. |
| 0   | LED_Global Off     | R/W  | 0h    | 1 = Shut down all LEDs<br>0 = Normal operation   |



# 8.6.3 LED\_CONFIG0 (Address = 2h) [reset = 00h]

LED\_CONFIG0 is shown in 図 23 and described in 表 8.

Return to 表 4.

# 図 23. LED\_CONFIG0 Register

| 7                | 6                | 5                | 4                | 3                | 2                | 1                | 0                |
|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| LED7_Bank_E<br>N | LED6_Bank_E<br>N | LED5_Bank_E<br>N | LED4_Bank_E<br>N | LED3_Bank_E<br>N | LED2_Bank_E<br>N | LED1_Bank_E<br>N | LED0_Bank_E<br>N |
| R/W-0h           |

# 表 8. LED\_CONFIG0 Register Field Descriptions

| Bit | Field        | Туре | Reset | Description   |
|-----|--------------|------|-------|---|
| 7   | LED7_Bank_EN | R/W  | 0h    | 1 = LED7 bank control mode enabled<br>0 = LED7 independent control mode enabled |
| 6   | LED6_Bank_EN | R/W  | 0h    | 1 = LED6 bank control mode enabled<br>0 = LED6 independent control mode enabled |
| 5   | LED5_Bank_EN | R/W  | 0h    | 1 = LED5 bank control mode enabled<br>0 = LED5 independent control mode enabled |
| 4   | LED4_Bank_EN | R/W  | 0h    | 1 = LED4 bank control mode enabled<br>0 = LED4 independent control mode enabled |
| 3   | LED3_Bank_EN | R/W  | 0h    | 1 = LED3 bank control mode enabled<br>0 = LED3 Independent control mode enabled |
| 2   | LED2_Bank_EN | R/W  | 0h    | 1 = LED2 bank control mode enabled<br>0 = LED2 independent control mode enabled |
| 1   | LED1_Bank_EN | R/W  | 0h    | 1 = LED1 bank control mode enabled<br>0 = LED1 independent control mode enabled |
| 0   | LED0_Bank_EN | R/W  | 0h    | 1 = LED0 bank control mode enabled<br>0 = LED0 independent control mode enabled |

# 8.6.4 BANK\_BRIGHTNESS (Address = 3h) [reset = FFh]

BANK\_BRIGHTNESS is shown in 図 24 and described in 表 9.

Return to 表 4.

#### 図 24. BANK\_BRIGHTNESS Register



#### 表 9. BANK\_BRIGHTNESS Register Field Descriptions


| Bit | Field           | Туре | Reset | Description                      |
|-----|-----------------|------|-------|----------------------------------|
| 7–0 | Bank_Brightness | R/W  | FFh   | FFh = 100% of full brightness    |
|     |                 |      |       | <br>80h = 50% of full brightness |
|     |                 |      |       | <br>00h = 0% of full brightness  |

# 8.6.5 BANK\_A\_COLOR (Address = 4h) [reset = 00h]

BANK\_A\_COLOR is shown in 図 25 and described in 表 10.



#### 図 25. BANK\_A\_COLOR Register



# 表 10. BANK\_A\_COLOR Register Field Descriptions


| Bit | Field        | Туре | Reset | Description                                |
|-----|--------------|------|-------|--|
| 7–0 | Bank_A_Color | R/W  | 0h    | FFh = The color mixing percentage is 100%. |
|     |              |      |       | 80h = The color mixing percentage is 50%.  |
|     |              |      |       | 00h = The color mixing percentage is 0%.   |

# 8.6.6 BANK\_B\_COLOR (Address = 5h) [reset = 00h]

BANK\_B\_COLOR is shown in 図 26 and described in 表 11.

Return to 表 4.

# 図 26. BANK\_B\_COLOR Register



# 表 11. BANK\_B\_COLOR Register Field Descriptions

| Bit | Field        | Туре | Reset | Description                                |  |
|-----|--------------|------|-------|--|--|
| 7–0 | Bank_B_Color | R/W  | 0h    | FFh = The color mixing percentage is 100%. |  |
|     |              |      |       | 80h = The color mixing percentage is 50%   |  |
|     |              |      |       | 00h = The color mixing percentage is 0%.   |  |

# 8.6.7 BANK\_C\_COLOR (Address = 6h) [reset = 00h]

BANK\_C\_COLOR is shown in 図 27 and described in 表 12.

Return to 表 4.

# 図 27. BANK\_C\_COLOR Register

| 7 | 6            | 5 | 4   | 3    | 2 | 1 | 0 |  |  |  |
|---|--------------|---|-----|------|---|---|---|--|--|--|
|   | Bank_C_Color |   |     |      |   |   |   |  |  |  |
|   |              |   | R/V | V-0h |   |   |   |  |  |  |

# 表 12. BANK\_C\_COLOR Register Field Descriptions

| Field        | Туре | Reset | Description   |
|--------------|------|-------|---|
| Bank_C_Color | R/W  | 0h    | FFh = The color mixing percentage is 100%.  |
|              |      |       | 80h = The color mixing percentage is 50% 00h = The color mixing percentage is 0%. |
|              |      |       | ank_C_Color R/W 0h  |

# 8.6.8 LED0\_BRIGHTNESS (Address = 7h) [reset = FFh]

LED0\_BRIGHTNESS is shown in 図 28 and described in 表 13.



#### 図 28. LED0\_BRIGHTNESS Register

| 7 | 6               | 5 | 4   | 3    | 2 | 1 | 0 |  |  |  |
|---|-----------------|---|-----|------|---|---|---|--|--|--|
|   | LED0_Brightness |   |     |      |   |   |   |  |  |  |
|   |                 |   | R/W | -FFh |   |   |   |  |  |  |

# 表 13. LED0\_BRIGHTNESS Register Field Descriptions

| Bit | Field           | Туре | Reset | Description                    |
|-----|-----------------|------|-------|--------------------------------|
| 7–0 | LED0_Brightness | R/W  | FFh   | FFh = 100% of full intensity   |
|     |                 |      |       | 80h = 50% of full intensity    |
|     |                 |      |       | <br>00h = 0% of full intensity |

# 8.6.9 LED1\_BRIGHTNESS (Address = 8h) [reset = FFh]

LED1\_BRIGHTNESS is shown in 図 29 and described in 表 14.

Return to 表 4.

# 図 29. LED1\_BRIGHTNESS Register

| 7 | 6               | 5 | 4   | 3    | 2 | 1 | 0 |  |  |  |
|---|-----------------|---|-----|------|---|---|---|--|--|--|
|   | LED1_Brightness |   |     |      |   |   |   |  |  |  |
|   |                 |   | R/W | -FFh |   |   |   |  |  |  |

## 表 14. LED1\_BRIGHTNESS Register Field Descriptions

| Bit | Field           | Туре | Reset | Description                  |  |
|-----|-----------------|------|-------|------------------------------|--|
| 7–0 | LED1_Brightness | R/W  | FFh   | FFh = 100% of full intensity |  |
|     |                 |      |       | 80h = 50% of full intensity  |  |
|     |                 |      |       | 00h = 0% of full intensity   |  |

# 8.6.10 LED2\_BRIGHTNESS (Address = 9h) [reset = FFh]

LED2\_BRIGHTNESS is shown in 図 30 and described in 表 15.

Return to 表 4.

# 図 30. LED2\_BRIGHTNESS Register

| 7 | 6               | 5 | 4   | 3    | 2 | 1 | 0 |  |  |  |
|---|-----------------|---|-----|------|---|---|---|--|--|--|
|   | LED2_Brightness |   |     |      |   |   |   |  |  |  |
|   |                 |   | R/W | -FFh |   |   |   |  |  |  |

## 表 15. LED2\_BRIGHTNESS Register Field Descriptions

| Field           | Туре | Reset | Description  |  |
|-----------------|------|-------|--|--|
| LED2_Brightness | R/W  | FFh   | FFh = 100% of full intensity                           |  |
|                 |      |       | 80h = 50% of full intensity 00h = 0% of full intensity |  |
|                 |      |       | ED2_Brightness R/W FFh                                 |  |

# 8.6.11 LED3\_BRIGHTNESS (Address = 0Ah) [reset = FFh]

LED3\_BRIGHTNESS is shown in 図 31 and described in 表 16.



#### 図 31. LED3\_BRIGHTNESS Register

| 7 | 6               | 5 | 4   | 3 | 2 | 1 | 0 |  |  |  |
|---|-----------------|---|-----|---|---|---|---|--|--|--|
|   | LED3_Brightness |   |     |   |   |   |   |  |  |  |
|   |                 |   | R/W |   |   |   |   |  |  |  |

# 表 16. LED3\_BRIGHTNESS Register Field Descriptions

| Bit | Field           | Туре | Reset | Description                     |
|-----|-----------------|------|-------|---------------------------------|
| 7–0 | LED3_Brightness | R/W  | FFh   | FFh = 100% of full intensity    |
|     |                 |      |       | <br>80h = 50% of full intensity |
|     |                 |      |       | <br>00h = 0% of full intensity  |

# 8.6.12 LED4\_BRIGHTNESS (Address = 0Bh) [reset = FFh]

LED4\_BRIGHTNESS is shown in 図 32 and described in 表 17.

Return to 表 4.

# 図 32. LED4\_BRIGHTNESS Register

| 7 | 6 | 5 | 4      | 3         | 2 | 1 | 0 |
|---|---|---|--------|-----------|---|---|---|
|   |   |   | LED4_B | rightness |   |   |   |
|   |   |   | R/W    | -FFh      |   |   |   |

# 表 17. LED4\_BRIGHTNESS Register Field Descriptions

| Bit | Field           | Туре | Reset | Description                     |
|-----|-----------------|------|-------|---------------------------------|
| 7–0 | LED4_Brightness | R/W  | FFh   | FFh = 100% of full intensity    |
|     |                 |      |       | <br>80h = 50% of full intensity |
|     |                 |      |       | 00h = 0% of full intensity      |

# 8.6.13 LED5\_BRIGHTNESS (Address = 0Ch) [reset = FFh]

LED5\_BRIGHTNESS is shown in 図 33 and described in 表 18.

Return to 表 4.

# 図 33. LED5\_BRIGHTNESS Register

| 7 | 6 | 5 | 4      | 3         | 2 | 1 | 0 |
|---|---|---|--------|-----------|---|---|---|
|   |   |   | LED5_B | rightness |   |   |   |
|   |   |   | R/W    | -FFh      |   |   |   |

## 表 18. LED5\_BRIGHTNESS Register Field Descriptions

| Bit | Field           | Туре | Reset | Description                  |
|-----|-----------------|------|-------|------------------------------|
| 7–0 | LED5_Brightness | R/W  | FFh   | FFh = 100% of full intensity |
|     |                 |      |       | 80h = 50% of full intensity  |
|     |                 |      |       | 00h = 0% of full intensity   |

# 8.6.14 LED6\_BRIGHTNESS (Address = 0Dh) [reset = FFh]

LED6\_BRIGHTNESS is shown in 図 34 and described in 表 19.



#### 図 34. LED6\_BRIGHTNESS Register

| 7 | 6 | 5 | 4      | 3         | 2 | 1 | 0 |
|---|---|---|--------|-----------|---|---|---|
|   |   |   | LED6_B | rightness |   |   |   |
|   |   |   | R/W    | /-FFh     |   |   |   |

# 表 19. LED6\_BRIGHTNESS Register Field Descriptions

| Bit | Field           | Туре | Reset | Description                    |
|-----|-----------------|------|-------|--------------------------------|
| 7–0 | LED6_Brightness | R/W  | FFh   | FFh = 100% of full intensity   |
|     |                 |      |       | 80h = 50% of full intensity    |
|     |                 |      |       | <br>00h = 0% of full intensity |

# 8.6.15 LED7\_BRIGHTNESS (Address = 0Eh) [reset = FFh]

LED7\_BRIGHTNESS is shown in 図 35 and described in 表 20.

Return to 表 4.

# 図 35. LED7\_BRIGHTNESS Register

| 7 | 6 | 5 | 4      | 3         | 2 | 1 | 0 |
|---|---|---|--------|-----------|---|---|---|
|   |   |   | LED7_B | rightness |   |   |   |
|   |   |   | R/W    | -FFh      |   |   |   |

## 表 20. LED7\_BRIGHTNESS Register Field Descriptions

| Bit | Field           | Туре | Reset | Description                     |
|-----|-----------------|------|-------|---------------------------------|
| 7–0 | LED7_Brightness | R/W  | FFh   | FFh = 100% of full intensity    |
|     |                 |      |       | <br>80h = 50% of full intensity |
|     |                 |      |       | 00h = 0% of full intensity      |

# 8.6.16 OUTO\_COLOR (Address = 0Fh) [reset = 00h]

OUT0\_COLOR is shown in 図 36 and described in 表 21.

Return to 表 4.

# 図 36. OUT0\_COLOR Register

| 7 | 6 | 5 | 4    | 3      | 2 | 1 | 0 |
|---|---|---|------|--------|---|---|---|
|   |   |   | OUT0 | _Color |   |   |   |
|   |   |   | R/W  | /-00h  |   |   |   |

# 表 21. OUT0\_COLOR Register Field Descriptions


| Bit | Field      | Туре | Reset | Description  |
|-----|------------|------|-------|--|
| 7–0 | OUT0_Color | R/W  | 00h   | FFh = The color mixing percentage is 0%.   |
|     |            |      |       | 80h =The color mixing percentage is 50% 00h = The color mixing percentage is 100%. |

# 8.6.17 OUT1\_COLOR (Address = 10h) [reset = 00h]

OUT1\_COLOR is shown in 図 37 and described in 表 22.



#### 図 37. OUT1\_COLOR Register



# 表 22. OUT1\_COLOR Register Field Descriptions


| Bit | Field      | Туре | Reset | Description                                  |
|-----|------------|------|-------|--|
| 7–0 | OUT1_Color | R/W  | 00h   | FFh = The color mixing percentage is 0%.     |
|     |            |      |       | <br>80h =The color mixing percentage is 50%. |
|     |            |      |       | 00h = The color mixing percentage is 100%.   |

# 8.6.18 OUT2\_COLOR (Address = 11h) [reset = 00h]

OUT2\_COLOR is shown in 図 38 and described in 表 23.

Return to 表 4.

# 図 38. OUT2\_COLOR Register



# 表 23. OUT2\_COLOR Register Field Descriptions

| Bit | Field      | Туре | Reset | Description                                  |
|-----|------------|------|-------|--|
| 7–0 | OUT2_Color | R/W  | 00h   | FFh = The color mixing percentage is 0%.     |
|     |            |      |       | <br>80h =The color mixing percentage is 50%. |
|     |            |      |       | 00h = The color mixing percentage is 100%.   |

# 8.6.19 OUT3\_COLOR (Address = 12h) [reset = 00h]

OUT3\_COLOR is shown in 図 39 and described in 表 24.

Return to 表 4.

# 図 39. OUT3\_COLOR Register

| 7 | 6 | 5 | 4    | 3      | 2 | 1 | 0 |
|---|---|---|------|--------|---|---|---|
|   |   |   | OUT3 | _Color |   |   |   |
|   |   |   | R/W  | 7-00h  |   |   |   |

# 表 24. OUT3\_COLOR Register Field Descriptions

| Bit | Field      | Туре | Reset | Description                                  |
|-----|------------|------|-------|--|
| 7–0 | OUT3_Color | R/W  | 00h   | FFh = The color mixing percentage is 0%.     |
|     |            |      |       | <br>80h =The color mixing percentage is 50%. |
|     |            |      |       | 00h = The color mixing percentage is 100%.   |

# 8.6.20 OUT4\_COLOR (Address = 13h) [reset = 00h]

OUT4\_COLOR is shown in 図 40 and described in 表 25.



## 図 40. OUT4\_COLOR Register

| 7 | 6          | 5 | 4   | 3     | 2 | 1 | 0 |
|---|------------|---|-----|-------|---|---|---|
|   | OUT4_Color |   |     |       |   |   |   |
|   |            |   | R/W | 7-00h |   |   |   |

# 表 25. OUT4\_COLOR Register Field Descriptions

| Bit | Field      | Туре | Reset | Description                                  |
|-----|------------|------|-------|--|
| 7–0 | OUT4_Color | R/W  | 00h   | FFh = The color mixing percentage is 0%.     |
|     |            |      |       | <br>80h =The color mixing percentage is 50%. |
|     |            |      |       | 00h = The color mixing percentage is 100%.   |

# 8.6.21 OUT5\_COLOR (Address = 14h) [reset = 00h]

OUT5\_COLOR is shown in 図 41 and described in 表 26.

Return to 表 4.

# 図 41. OUT5\_COLOR Register

| 7 | 6          | 5 | 5 4 |       | 2 | 1 | 0 |
|---|------------|---|-----|-------|---|---|---|
|   | OUT5_Color |   |     |       |   |   |   |
|   |            |   | R/W | 7-00h |   |   |   |

# 表 26. OUT5\_COLOR Register Field Descriptions

| Bit | Field      | Туре | Reset | Description                                |
|-----|------------|------|-------|--|
| 7–0 | OUT5_Color | R/W  | 00h   | FFh = The color mixing percentage is 0%.   |
|     |            |      |       | 80h =The color mixing percentage is 50%.   |
|     |            |      |       | 00h = The color mixing percentage is 100%. |

# 8.6.22 OUT6\_COLOR (Address = 15h) [reset = 00h]

OUT6\_COLOR is shown in 図 42 and described in 表 27.

Return to 表 4.

# 図 42. OUT6\_COLOR Register

| 7 | 6          | 5 | 4   | 3     | 2 | 1 | 0 |
|---|------------|---|-----|-------|---|---|---|
|   | OUT6_Color |   |     |       |   |   |   |
|   |            |   | R/W | /-00h |   |   |   |

# 表 27. OUT6\_COLOR Register Field Descriptions


| Bit | Field      | Туре | Reset | Description  |
|-----|------------|------|-------|--|
| 7–0 | OUT6_Color | R/W  | 00h   | FFh = The color mixing percentage is 0%.   |
|     |            |      |       | 80h =The color mixing percentage is 50% 00h = The color mixing percentage is 100%. |

# 8.6.23 OUT7\_COLOR (Address = 16h) [reset = 00h]

OUT7\_COLOR is shown in 図 43 and described in 表 28.



#### 図 43. OUT7\_COLOR Register



# 表 28. OUT7\_COLOR Register Field Descriptions

| Bit | Field      | Туре | Reset | Description                                  |
|-----|------------|------|-------|--|
| 7–0 | OUT7_Color | R/W  | 00h   | FFh = The color mixing percentage is 0%.     |
|     |            |      |       | <br>80h =The color mixing percentage is 50%. |
|     |            |      |       | 00h = The color mixing percentage is 100%.   |

# 8.6.24 OUT8\_COLOR (Address = 17h) [reset = 00h]

OUT8\_COLOR is shown in 図 44 and described in 表 29.

Return to 表 4.

# 図 44. OUT8\_COLOR Register

| 7 | 6          | 5 | 4   | 3     | 2 | 1 | 0 |
|---|------------|---|-----|-------|---|---|---|
|   | OUT8_Color |   |     |       |   |   |   |
|   |            |   | R/W | 7-00h |   |   |   |

# 表 29. OUT8\_COLOR Register Field Descriptions

| Bit | Field      | Туре | Reset | Description                                |
|-----|------------|------|-------|--|
| 7–0 | OUT8_Color | R/W  | 00h   | FFh = The color mixing percentage is 0%.   |
|     |            |      |       | 80h =The color mixing percentage is 50%.   |
|     |            |      |       | 00h = The color mixing percentage is 100%. |

# 8.6.25 OUT9\_COLOR (Address = 18h) [reset = 00h]

OUT9\_COLOR is shown in 图 45 and described in 表 30.

Return to 表 4.

# 図 45. OUT9\_COLOR Register

| 7 | 6 | 5 | 4    | 3      | 2 | 1 | 0 |
|---|---|---|------|--------|---|---|---|
|   |   |   | OUT9 | _Color |   |   |   |
|   |   |   | R/W  | /-00h  |   |   |   |

# 表 30. OUT9\_COLOR Register Field Descriptions

| Bit | Field      | Туре | Reset | Description  |
|-----|------------|------|-------|--|
| 7–0 | OUT9_Color | R/W  | 00h   | FFh = The color mixing percentage is 0%.   |
|     |            |      |       | 80h =The color mixing percentage is 50% 00h = The color mixing percentage is 100%. |

# 8.6.26 OUT10\_COLOR (Address = 19h) [reset = 00h]

OUT10\_COLOR is shown in 図 46 and described in 表 31.



# 図 46. OUT10\_COLOR Register

| 7 | 6 | 5 | 4     | 3      | 2 | 1 | 0 |
|---|---|---|-------|--------|---|---|---|
|   |   |   | OUT10 | _Color |   |   |   |
|   |   |   | R/W   | 7-00h  |   |   |   |

# 表 31. OUT10\_COLOR Register Field Descriptions

| Bit | Field       | Туре | Reset | Description                                  |
|-----|-------------|------|-------|--|
| 7–0 | OUT10_Color | R/W  | 00h   | FFh = The color mixing percentage is 0%.     |
|     |             |      |       | <br>80h =The color mixing percentage is 50%. |
|     |             |      |       | 00h = The color mixing percentage is 100%.   |

# 8.6.27 **OUT11\_COLOR** (Address = 1Ah) [reset = 00h]

OUT11\_COLOR is shown in 図 47 and described in 表 32.

Return to 表 4.

# 図 47. OUT11\_COLOR Register

| 7 | 6 | 5 | 4    | 3       | 2 | 1 | 0 |
|---|---|---|------|---------|---|---|---|
|   |   |   | OUT1 | 1_Color |   |   |   |
|   |   |   | R/W  | 7-00h   |   |   |   |

# 表 32. OUT11\_COLOR Register Field Descriptions

| Bit | Field       | Туре | Reset | Description                                |
|-----|-------------|------|-------|--|
| 7–0 | OUT11_Color | R/W  | 00h   | FFh = The color mixing percentage is 0%.   |
|     |             |      |       | 80h =The color mixing percentage is 50%.   |
|     |             |      |       | 00h = The color mixing percentage is 100%. |

# 8.6.28 **OUT12\_COLOR** (Address = 1Bh) [reset = 00h]

OUT12\_COLOR is shown in 図 48 and described in 表 33.

Return to 表 4.

# 図 48. OUT12\_COLOR Register

| 7 | 6 | 5 | 4     | 3       | 2 | 1 | 0 |
|---|---|---|-------|---------|---|---|---|
|   |   |   | OUT12 | 2_Color |   |   |   |
|   |   |   | R/W   | 7-00h   |   |   |   |

# 表 33. OUT12\_COLOR Register Field Descriptions


| Bit | Field       | Туре | Reset | Description                                |
|-----|-------------|------|-------|--|
| 7–0 | OUT12_Color | R/W  | 00h   | FFh = The color mixing percentage is 0%.   |
|     |             |      |       | 80h =The color mixing percentage is 50%.   |
|     |             |      |       | 00h = The color mixing percentage is 100%. |

# 8.6.29 **OUT13\_COLOR** (Address = 1Ch) [reset = 00h]

OUT13\_COLOR is shown in 図 49 and described in 表 34.



## 図 49. OUT13\_COLOR Register



# 表 34. OUT13\_COLOR Register Field Descriptions


| Bit | Field       | Туре | Reset | Description                                |
|-----|-------------|------|-------|--|
| 7–0 | OUT13_Color | R/W  | 00h   | FFh = The color mixing percentage is 0%.   |
|     |             |      |       | 80h =The color mixing percentage is 50%.   |
|     |             |      |       | 00h = The color mixing percentage is 100%. |

# 8.6.30 OUT14\_COLOR (Address = 1Dh) [reset = 00h]

OUT14\_COLOR is shown in 図 50 and described in 表 35.

Return to 表 4.

# 図 50. OUT14\_COLOR Register



# 表 35. OUT14\_COLOR Register Field Descriptions

| Bit | Field       | Туре | Reset | Description                                |
|-----|-------------|------|-------|--|
| 7–0 | OUT14_Color | R/W  | 00h   | FFh = The color mixing percentage is 0%.   |
|     |             |      |       | 80h =The color mixing percentage is 50%.   |
|     |             |      |       | 00h = The color mixing percentage is 100%. |

# 8.6.31 **OUT15\_COLOR** (Address = 1Eh) [reset = 00h]

OUT15\_COLOR is shown in 図 51 and described in 表 36.

Return to 表 4.

# 図 51. OUT15\_COLOR Register

| 7 | 6 | 5 | 4    | 3       | 2 | 1 | 0 |
|---|---|---|------|---------|---|---|---|
|   |   |   | OUT1 | 5_Color |   |   |   |
|   |   |   | R/W  | 7-00h   |   |   |   |

# 表 36. OUT15\_COLOR Register Field Descriptions

| Bit | Field       | Туре | Reset | Description  |
|-----|-------------|------|-------|--|
| 7–0 | OUT15_Color | R/W  | 00h   | FFh = The color mixing percentage is 0%.   |
|     |             |      |       | 80h =The color mixing percentage is 50% 00h = The color mixing percentage is 100%. |

# 8.6.32 **OUT16\_COLOR** (Address = 1Fh) [reset = 00h]

OUT16\_COLOR is shown in 図 52 and described in 表 37.



# 図 52. OUT16\_COLOR Register

| 7           | 6       | 5 | 4 | 3 | 2 | 1 | 0 |  |
|-------------|---------|---|---|---|---|---|---|--|
| OUT16_Color |         |   |   |   |   |   |   |  |
|             | R/W-00h |   |   |   |   |   |   |  |

# 表 37. OUT16\_COLOR Register Field Descriptions

| Bit | Field       | Туре | Reset | Description                                |
|-----|-------------|------|-------|--|
| 7–0 | OUT16_Color | R/W  | 00h   | FFh = The color mixing percentage is 0%.   |
|     |             |      |       | 80h =The color mixing percentage is 50%.   |
|     |             |      |       | 00h = The color mixing percentage is 100%. |

# 8.6.33 OUT17\_COLOR (Address = 20h) [reset = 00h]

OUT17\_COLOR is shown in 図 53 and described in 表 38.

Return to 表 4.

# 図 53. OUT17\_COLOR Register

| 7           | 6       | 5 | 4 | 3 | 2 | 1 | 0 |  |
|-------------|---------|---|---|---|---|---|---|--|
| OUT17_Color |         |   |   |   |   |   |   |  |
|             | R/W-00h |   |   |   |   |   |   |  |

# 表 38. OUT17\_COLOR Register Field Descriptions

| Bit | Field       | Туре | Reset | Description                                |
|-----|-------------|------|-------|--|
| 7–0 | OUT17_Color | R/W  | 00h   | FFh = The color mixing percentage is 0%.   |
|     |             |      |       | 80h =The color mixing percentage is 50%.   |
|     |             |      |       | 00h = The color mixing percentage is 100%. |

# 8.6.34 OUT18\_COLOR (Address = 21h) [reset = 00h]

OUT18\_COLOR is shown in 図 54 and described in 表 39.

Return to 表 4.

# 図 54. OUT18\_COLOR Register

| 7           | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|---|---|---|---|---|---|---|
| OUT18_Color |   |   |   |   |   |   |   |
|             |   |   |   |   |   |   |   |

# 表 39. OUT18\_COLOR Register Field Descriptions


| Bit | Field       | Туре | Reset | Description  |
|-----|-------------|------|-------|--|
| 7–0 | OUT18_Color | R/W  | 00h   | FFh = The color mixing percentage is 0%.   |
|     |             |      |       | 80h =The color mixing percentage is 50% 00h = The color mixing percentage is 100%. |

# 8.6.35 OUT19\_COLOR (Address = 22h) [reset = 00h]

OUT19\_COLOR is shown in 図 55 and described in 表 40.



#### 図 55. OUT19\_COLOR Register



# 表 40. OUT19\_COLOR Register Field Descriptions


| Bit | Field       | Туре | Reset | Description                                  |
|-----|-------------|------|-------|--|
| 7–0 | OUT19_Color | R/W  | 00h   | FFh = The color mixing percentage is 0%.     |
|     |             |      |       | <br>80h =The color mixing percentage is 50%. |
|     |             |      |       | 00h = The color mixing percentage is 100%.   |

# 8.6.36 OUT20\_COLOR (Address = 23h) [reset = 00h]

OUT20\_COLOR is shown in 図 56 and described in 表 41.

Return to 表 4.

# 図 56. OUT20\_COLOR Register



# 表 41. OUT20\_COLOR Register Field Descriptions

| Bit | Field       | Туре | Reset | Description                                  |
|-----|-------------|------|-------|--|
| 7–0 | OUT20_Color | R/W  | 00h   | FFh = The color mixing percentage is 0%.     |
|     |             |      |       | <br>80h =The color mixing percentage is 50%. |
|     |             |      |       | 00h = The color mixing percentage is 100%.   |

# 8.6.37 OUT21\_COLOR (Address = 24h) [reset = 00h]

OUT21\_COLOR is shown in 図 57 and described in 表 42.

Return to 表 4.

# 図 57. OUT21\_COLOR Register

| 7           | 6       | 5 | 4 | 3 | 2 | 1 | 0 |  |
|-------------|---------|---|---|---|---|---|---|--|
| OUT21_Color |         |   |   |   |   |   |   |  |
|             | R/₩-00h |   |   |   |   |   |   |  |

# 表 42. OUT21\_COLOR Register Field Descriptions

| Bit | Field       | Туре | Reset | Description  |
|-----|-------------|------|-------|--|
| 7–0 | OUT21_Color | R/W  | 00h   | FFh = The color mixing percentage is 0%.   |
|     |             |      |       | 80h =The color mixing percentage is 50% 00h = The color mixing percentage is 100%. |

# 8.6.38 OUT22\_COLOR (Address = 25h) [reset = 00h]

OUT22\_COLOR is shown in 図 58 and described in 表 43.



#### 図 58. OUT22\_COLOR Register

| 7 | 6           | 5 | 4   | 3     | 2 | 1 | 0 |  |  |
|---|-------------|---|-----|-------|---|---|---|--|--|
|   | OUT22_Color |   |     |       |   |   |   |  |  |
|   |             |   | R/W | 7-00h |   |   |   |  |  |

### 表 43. OUT22\_COLOR Register Field Descriptions

| Bit | Field       | Туре | Reset | Description                                  |
|-----|-------------|------|-------|--|
| 7–0 | OUT22_Color | R/W  | 00h   | FFh = The color mixing percentage is 0%.     |
|     |             |      |       | <br>80h =The color mixing percentage is 50%. |
|     |             |      |       | 00h = The color mixing percentage is 100%.   |

### 8.6.39 OUT23\_COLOR (Address = 26h) [reset = 00h]

OUT23\_COLOR is shown in 図 59 and described in 表 44.

Return to 表 4.

### 図 59. OUT23\_COLOR Register

| 7 | 6           | 5 | 4   | 3     | 2 | 1 | 0 |  |  |  |
|---|-------------|---|-----|-------|---|---|---|--|--|--|
|   | OUT23_Color |   |     |       |   |   |   |  |  |  |
|   |             |   | R/W | 7-00h |   |   |   |  |  |  |

# 表 44. OUT23\_COLOR Register Field Descriptions

| Bit | Field       | Туре | Reset | Description                                |
|-----|-------------|------|-------|--|
| 7–0 | OUT23_Color | R/W  | 00h   | FFh = The color mixing percentage is 0%.   |
|     |             |      |       | 80h =The color mixing percentage is 50%.   |
|     |             |      |       | 00h = The color mixing percentage is 100%. |

### 8.6.40 RESET (Address = 27h) [reset = 00h]

RESET is shown in 図 60 and described in 表 45.

Return to 表 4.

### 図 60. RESET Register

| 7 | 6     | 5 | 4  | 3   | 2 | 1 | 0 |  |  |  |
|---|-------|---|----|-----|---|---|---|--|--|--|
|   | Reset |   |    |     |   |   |   |  |  |  |
|   |       |   | W- | 00h |   |   |   |  |  |  |

### 表 45. OUT14\_COLOR Register Field Descriptions

| Bit | Field | Туре | Reset | Description                                     |
|-----|-------|------|-------|---|
| 7–0 | Reset | W    | 00h   | FFh = Reset all the registers to default value. |



# 9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The LP50xx device is an 18- or 24-channel constant-current-sink LED driver. The LP50xx device improves the user experience in color mixing and intensity control, for both live effects and coding effort. The optimized performance for RGB LEDs makes it a good choice for human-machine interaction applications.

### 9.2 Typical Application

The LP50xx design supports up to four devices in parallel with different configurations on the ADDR0 and ADDR1 pins.



# **Typical Application (continued)**




図 61. Driving Dual LP5024 Application Example

# 9.2.1 Design Requirements

Set the LED current to 15 mA using the  $R_{IREF}$  resistor.

#### 9.2.2 Detailed Design Procedure

LP50xx scales up the reference current ( $I_{REF}$ ) set by the external resistor ( $R_{IREF}$ ) to sink the output current ( $I_{OUT}$ ) at each output port. The following formula can be used to calculate the external resistor ( $R_{IREF}$ ):



#### **Typical Application (continued)**

$$R_{IREF} = K_{IREF} \times \frac{V_{IREF}}{I_{SET}}$$
 (2)

The SCL and SDA lines must each have a pullup resistor placed somewhere on the line (the pullup resistors are normally located on the bus master). In typical applications, values of 1.8 k $\Omega$  to 4.7 k $\Omega$  are used.


VCAP is internal LDO output pin. This pin must be connected through a 1-μF capacitor to GND. Place the capacitor as close to the device as possible.

TI recommends having a 1-µF capacitor between VCC and GND to ensure proper operation. Place the capacitor as close to the device as possible.

### 9.2.3 Application Curves

The test condition for is that the testing is under bank control, using the following register values: 0x02 (0xFF), 0x04 (0xA0), 0x05 (0xA0), 0x06 (0xA0).

The test condition for is that the testing is under bank control, using the following register values: 0x02 (0xFF), 0x04 (0x10), 0x05 (0x10), 0x06 (0x10).





# 10 Power Supply Recommendations

The device is designed to operate from a  $V_{VCC}$  input-voltage supply range between 2.7 V and 5.5 V. This input supply must be well-regulated and able to withstand maximum input current and maintain stable voltage without voltage drop even in a load-transition condition (start-up or rapid intensity change). The resistance of the input supply rail must be low enough that the input-current transient does not cause a drop below a 2.7-V level in the LP50xx  $V_{VCC}$  supply voltage.

# 11 Layout

#### 11.1 Layout Guidelines

To prevent thermal shutdown, the junction temperature,  $T_J$ , must be less than  $T_{(TSD)}$ . If the voltage drop across the output channels is high, the device power dissipation can be large. The LP50xx device has very good thermal performance because of the thermal pad design; however, the PCB layout is also very important to ensure that the device has good thermal performance. Good PCB design can optimize heat transfer, which is essential for the long-term reliability of the device.

Use the following guidelines when designing the device layout:

- Place the C<sub>VCAP</sub>, C<sub>VCC</sub>and R<sub>IREF</sub> as close to the device as possible. Also, TI recommends to put the ground plane as 図 64 and 図 65.
- Maximize the copper coverage on the PCB to increase the thermal conductivity of the board. The major heat flow path from the package to the ambient is through copper on the PCB. Maximum copper density is extremely important when no heat sinks are attached to the PCB on the other side from the package.
- Add as many thermal vias as possible directly under the package ground pad to optimize the thermal conductivity of the board.
- Use either plated-shut or plugged and capped vias for all the thermal vias on both sides of the board to
  prevent solder voids. To ensure reliability and performance, the solder coverage should be at least 85%.



### 11.2 Layout Examples




図 64. LP5018 Layout Example



# **Layout Examples (continued)**




図 65. LP5024 Layout Example



# 12 デバイスおよびドキュメントのサポート

#### 12.1 関連リンク

次の表に、クイック・アクセス・リンクを示します。カテゴリには、技術資料、サポートおよびコミュニティ・リソース、ツールとソフトウェア、およびご注文へのクイック・アクセスが含まれます。

#### 表 46. 関連リンク

| 製品     | プロダクト・フォルダ | ご注文はこちら | 技術資料    | ツールとソフトウェア | サポートとコミュニティ |
|--------|------------|---------|---------|------------|-------------|
| LP5018 | ここをクリック    | ここをクリック | ここをクリック | ここをクリック    | ここをクリック     |
| LP5024 | ここをクリック    | ここをクリック | ここをクリック | ここをクリック    | ここをクリック     |

### 12.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

#### 12.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™オンライン・コミュニティ *TIのE2E(Engineer-to-Engineer)コミュニティ。*エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイディアを検討して、問題解決に役立てることができます。

設計サポート *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

#### 12.4 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.5 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

# 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



# 13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。これらの情報は、指定のデバイスに対して提供されている最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

www.ti.com 31-May-2021

#### PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan     | Lead finish/<br>Ball material | MSL Peak Temp       | Op Temp (°C) | Device Marking<br>(4/5) | Samples |
|------------------|------------|--------------|--------------------|------|----------------|--------------|-------------------------------|---------------------|--------------|-------------------------|---------|
| LP5018RSMR       | ACTIVE     | VQFN         | RSM                | 32   | 3000           | RoHS & Green | NIPDAU   NIPDAUAG             | Level-2-260C-1 YEAR | -40 to 125   | LP<br>5018              | Samples |
| LP5024RSMR       | ACTIVE     | VQFN         | RSM                | 32   | 3000           | RoHS & Green | NIPDAU   NIPDAUAG             | Level-2-260C-1 YEAR | -40 to 85    | LP<br>5024              | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**


www.ti.com 31-May-2021

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 13-Jul-2023

### TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width     |
|----|---|
| В0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

| Device     | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| LP5018RSMR | VQFN            | RSM                | 32 | 3000 | 330.0                    | 12.4                     | 4.25       | 4.25       | 1.15       | 8.0        | 12.0      | Q2               |
| LP5024RSMR | VQFN            | RSM                | 32 | 3000 | 330.0                    | 12.4                     | 4.25       | 4.25       | 1.15       | 8.0        | 12.0      | Q2               |

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 13-Jul-2023




### \*All dimensions are nominal

| Device     | Package Type | age Type Package Drawing |    | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|------------|--------------|--------------------------|----|------|-------------|------------|-------------|
| LP5018RSMR | VQFN         | RSM                      | 32 | 3000 | 367.0       | 367.0      | 35.0        |
| LP5024RSMR | VQFN         | RSM                      | 32 | 3000 | 367.0       | 367.0      | 35.0        |

4 x 4, 0.4 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated