



## MSP430F676x1 多相メータリングSoC

### 1 デバイスの概要

#### 1.1 特長

- 相電流のダイナミック・レンジ2000:1で誤差0.5%未満の高精度
- ANSI C12.20/IEC 63053規格(またはそれ以上)に適合
- 変流器、ロゴスキー・コイル、シャントなど複数のセンサに対応
- 最大3相の電力測定
- 位相ごとまたは累積的な4象限測定
- 正確な位相角測定
- 変流器用デジタル位相補正
- シングル・キャリブレーションによる40Hz~70Hzのライン周波数範囲
- 自動スイッチングによる柔軟な電源オプション
- AC主電源障害時もディスプレイは超低消費電力で動作:LPM3で3μA
- 専用電源(AUXVCC3)で動作し、オフセット/温度校正機能を内蔵するリアルタイム・クロック(RTC)モジュール
- スマート・メータ実装用の複数の通信インターフェイス
- 32ビット乗算器を搭載した高性能25MHz CPU
- シングルサイクル実行に対応した最大128KBのフラッシュ
- シングルサイクル・アクセスに対応した最大8KBのRAM
- 差動入力と可変ゲインに対応した最大3つの独立した24ビット・シグマ・デルタADC
- システム・アナログ/デジタル・コンバータ(ADC): 10ビット200ksps 6チャンネル、温度センサ/電源測定機能付き
- 広い入力電源電圧範囲:  
1.8V~3.6V
- 電力量測定中の消費電力が極めて低い  
– 10MHz動作時3.0mW (3.0V)
- 複数の低消費電力モード  
– スタンバイ・モード(LPM3): 2.5μA (3V)、3μsでウェイクアップ(標準値)  
– RTCモード(LPM3.5): 1.24μA (3V)(標準値)  
– シャットダウン・モード(LPM4.5): 0.78μA (3V)(標準値)
- コントラスト制御を搭載し、最大320セグメントに対応するLCDドライバ
- パスワードで保護されたRTC、水晶振動子オフセット校正および温度補償機能付き
- 4つの通信ポート  
– 4つのUART、3つのSPI、1つのI<sup>2</sup>Cインターフェイスで構成可能
- 4つの16ビット・タイマ: 9個のキャプチャ/比較レジスタを装備
- 72のI/Oピンを備えた100ピンLQFP (PZ)パッケージ
- 52のI/Oピンを備えた80ピンLQFP (PN)パッケージ
- 40°C~85°Cの産業用温度範囲
- 開発ツール( [ツールとソフトウェア](#)も参照)  
– [MSP430F67641 SoC付き多相電気計器 \(EVM430-F67641\)](#)

#### 1.2 アプリケーション

- 3相電子電力量計
- ユーティリティ・メータ
- 電力量監視

#### 1.3 概要

TI MSP430F676x1多相メータリングSoCは、少ない外付け部品で高精度と低システム・コストを実現する、高度に統合された強力な電力量計ソリューションです。F676x1は32ビット乗算器を搭載した低消費電力 MSP430™CPUを使用して、あらゆるエネルギー計算をはじめ、関税率管理などの計量アプリケーション、AMRおよびAMIモジュールとの通信を実行します。F676x1は、TIの24ビット・シグマ・デルタ・コンバータ・テクノロジーにより、誤差0.5%未満の高精度を実現しています。このファミリの製品は最大128KBのフラッシュ、8KBのRAM、最大320セグメントに対応するLCDコントローラを内蔵しています。



超低消費電力のF676x1では、システム消費電力を最小限に抑えて全体的なコストを削減できます。また、スタンバイ時の消費電力が極めて低いため、バックアップ電源容量を最小限に抑えることができ、主電源障害時にも長時間にわたって重要なデータを保持できます。F676x1ファミリでは、TIのエネルギー測定ソフトウェア・ライブラリを実行して、関連するすべての電力量/電力の結果を計算します。エネルギー測定ソフトウェア・ライブラリは、F676x1の場合、無償で利用できます。業界標準の開発ツールとハードウェア・プラットフォームを利用して、すべてのANSI/IEC規格に適合したメータを世界中で短期間に開発できます。

モジュールの完全な説明については、『MSP430F5xxおよびMSP430F6xxファミリ ユーザー・ガイド』を参照してください。

#### 製品情報<sup>(1)</sup>

| 型番              | パッケージ      | 本体サイズ <sup>(2)</sup> |
|-----------------|------------|----------------------|
| MSP430F67641IPZ | LQFP (100) | 14mm×14mm            |
| MSP430F67641IPN | LQFP (80)  | 12mm×12mm            |
| MSP430F67621IPZ | LQFP (100) | 14mm×14mm            |
| MSP430F67621IPN | LQFP (80)  | 12mm×12mm            |

- (1) 最新のデバイス、パッケージ、および注文情報については、9の「付録: パッケージ・オプション」または、[www.ti.com](http://www.ti.com)のTI Webサイトを参照してください。
- (2) ここに記載されているサイズは概略です。許容公差を含めたパッケージの寸法については、9の「メカニカル・データ」を参照してください。

## 1.4 アプリケーション図

図 1-1 にMSP430F676x1の代表的アプリケーション図を示します。




図 1-1. MSP430F676x1を使用した3相4線式スター結線

## Table of Contents

|          |                                                                                     |                           |          |                                                 |                            |
|----------|-------------------------------------------------------------------------------------|---------------------------|----------|-------------------------------------------------|----------------------------|
| <b>1</b> | <b>デバイスの概要</b>                                                                      | <b><a href="#">1</a></b>  | 6.2      | Functional Block Diagrams                       | <a href="#">60</a>         |
| 1.1      | 特長                                                                                  | <a href="#">1</a>         | 6.3      | CPU                                             | <a href="#">61</a>         |
| 1.2      | アプリケーション                                                                            | <a href="#">1</a>         | 6.4      | Instruction Set                                 | <a href="#">62</a>         |
| 1.3      | 概要                                                                                  | <a href="#">1</a>         | 6.5      | Operating Modes                                 | <a href="#">63</a>         |
| 1.4      | アプリケーション図                                                                           | <a href="#">3</a>         | 6.6      | Interrupt Vector Addresses                      | <a href="#">64</a>         |
| <b>2</b> | <b>改訂履歴</b>                                                                         | <b><a href="#">5</a></b>  | 6.7      | Memory Organization                             | <a href="#">65</a>         |
| <b>3</b> | <b>Device Comparison</b>                                                            | <b><a href="#">6</a></b>  | 6.8      | Bootloader (BSL)                                | <a href="#">66</a>         |
| 3.1      | Related Products                                                                    | <a href="#">6</a>         | 6.9      | JTAG Operation                                  | <a href="#">66</a>         |
| <b>4</b> | <b>Terminal Configuration and Functions</b>                                         | <b><a href="#">7</a></b>  | 6.10     | Flash Memory                                    | <a href="#">67</a>         |
| 4.1      | Pin Diagrams                                                                        | <a href="#">7</a>         | 6.11     | RAM                                             | <a href="#">67</a>         |
| 4.2      | Signal Descriptions                                                                 | <a href="#">9</a>         | 6.12     | Backup RAM                                      | <a href="#">67</a>         |
| 4.3      | Pin Multiplexing                                                                    | <a href="#">18</a>        | 6.13     | Peripherals                                     | <a href="#">68</a>         |
| 4.4      | Connection of Unused Pins                                                           | <a href="#">18</a>        | 6.14     | Input/Output Diagrams                           | <a href="#">92</a>         |
| <b>5</b> | <b>Specifications</b>                                                               | <b><a href="#">20</a></b> | 6.15     | Device Descriptors (TLV)                        | <a href="#">124</a>        |
| 5.1      | Absolute Maximum Ratings                                                            | <a href="#">20</a>        | 6.16     | Identification                                  | <a href="#">125</a>        |
| 5.2      | ESD Ratings                                                                         | <a href="#">20</a>        | <b>7</b> | <b>Applications, Implementation, and Layout</b> | <b><a href="#">126</a></b> |
| 5.3      | Recommended Operating Conditions                                                    | <a href="#">20</a>        | <b>8</b> | <b>デバイスおよびドキュメントのサポート</b>                       | <b><a href="#">127</a></b> |
| 5.4      | Active Mode Supply Current Into $V_{CC}$ Excluding External Current                 | <a href="#">22</a>        | 8.1      | 使い始めと次の手順                                       | <a href="#">127</a>        |
| 5.5      | Low-Power Mode Supply Currents (Into $V_{CC}$ ) Excluding External Current          | <a href="#">23</a>        | 8.2      | Device Nomenclature                             | <a href="#">127</a>        |
| 5.6      | Low-Power Mode With LCD Supply Currents (Into $V_{CC}$ ) Excluding External Current | <a href="#">24</a>        | 8.3      | ツールとソフトウェア                                      | <a href="#">129</a>        |
| 5.7      | Thermal Resistance Characteristics                                                  | <a href="#">25</a>        | 8.4      | ドキュメントのサポート                                     | <a href="#">130</a>        |
| 5.8      | Timing and Switching Characteristics                                                | <a href="#">26</a>        | 8.5      | 関連リンク                                           | <a href="#">132</a>        |
| <b>6</b> | <b>Detailed Description</b>                                                         | <b><a href="#">59</a></b> | 8.6      | Community Resources                             | <a href="#">132</a>        |
| 6.1      | Overview                                                                            | <a href="#">59</a>        | 8.7      | 商標                                              | <a href="#">132</a>        |
|          |                                                                                     |                           | 8.8      | 静電気放電に関する注意事項                                   | <a href="#">132</a>        |
|          |                                                                                     |                           | 8.9      | Glossary                                        | <a href="#">132</a>        |
|          |                                                                                     |                           | <b>9</b> | <b>メカニカル、パッケージ、および注文情報</b>                      | <b><a href="#">133</a></b> |

## 2 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

| 2014年6月3日発行分から2018年10月3日発行分への変更                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | Page |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|
| <ul style="list-style-type: none"> <li>「専用パルス出力ピン」を含む「特長」項目を削除 ..... <a href="#">1</a></li> <li>「リアルタイム・クロック(RTC)モジュール」から始まる「特長」項目に「専用電源(AUXVCC3)で動作し」を追加 ..... <a href="#">1</a></li> <li>開発ツールへのリンクを <a href="#">1.1</a>「特長」に追加 ..... <a href="#">1</a></li> <li>Added <a href="#">Section 3.1, Related Products</a> ..... <a href="#">6</a></li> <li>Added typical conditions statements at the beginning of <a href="#">Section 5, Specifications</a> ..... <a href="#">20</a></li> <li>Added SD24_B input pins and AUXVCCx pins to exception list on "Voltage applied to pins" parameter, and added SD24_B input pin limits in "Diode current at pins" parameter in <a href="#">Section 5.1, Absolute Maximum Ratings</a> ..... <a href="#">20</a></li> <li>Added <a href="#">Section 5.2, ESD Ratings</a> ..... <a href="#">20</a></li> <li>Added note on <math>C_{V_{CORE}}</math> in <a href="#">Section 5.3, Recommended Operating Conditions</a> ..... <a href="#">20</a></li> <li>Added <a href="#">Section 5.7, Thermal Resistance Characteristics</a> ..... <a href="#">25</a></li> <li>Changed TYP value of <math>C_{L_{eff}}</math> with Test Conditions of "XTS = 0, XCAPx = 0" from 2 pF to 1 pF in <a href="#">Table 5-1, Crystal Oscillator, XT1, Low-Frequency Mode</a> ..... <a href="#">26</a></li> <li>Corrected the formula in note (1) [added "<math>I</math> (85°C – (–40°C))"] in <a href="#">Table 5-2, Internal Very-Low-Power Low-Frequency Oscillator (VLO)</a> ..... <a href="#">27</a></li> <li>Corrected the formula in note (1) [added "<math>I</math> (85°C – (–40°C))"] in <a href="#">Table 5-3, Internal Reference, Low-Frequency Oscillator (REFO)</a> ..... <a href="#">27</a></li> <li>Added note to <math>R_{pull}</math> in <a href="#">Table 5-5, Schmitt-Trigger Inputs – General-Purpose I/O</a> ..... <a href="#">29</a></li> <li>Changed the MIN value of the <math>V_{(DVCC\_BOR\_hys)}</math> parameter from 60 mV to 50 mV in <a href="#">Table 5-11, PMM, Brownout Reset (BOR)</a> ..... <a href="#">34</a></li> <li>Updated notes (1) and (2) and added note (3) in <a href="#">Table 5-17, Wake-up Times From Low-Power Modes and Reset</a> ..... <a href="#">36</a></li> <li>Corrected the names of the AUXVCC1, AUXVCC2, and AUXVCC3 pins in Auxiliary Supplies section ..... <a href="#">37</a></li> <li>Corrected the name of the AUXCHCx bit in the Test Conditions of <a href="#">Table 5-25, Auxiliary Supplies, Charge Limiting Resistor</a> ..... <a href="#">39</a></li> <li>Replaced <math>f_{Frame}</math> parameter with <math>f_{LCD}</math>, <math>f_{FRAME,4mux}</math>, and <math>f_{FRAME,8mux}</math> parameters in <a href="#">Table 5-33, LCD_C Recommended Operating Conditions</a> ..... <a href="#">46</a></li> <li>Removed ADC10DIV from the formula for the TYP value in the second row of the <math>t_{CONVERT}</math> parameter in <a href="#">Table 5-44, 10-Bit ADC, Timing Parameters</a>, because ADC10CLK is after division ..... <a href="#">55</a></li> <li>Updated Test Conditions for all parameters in <a href="#">Table 5-45, 10-Bit ADC, Linearity Parameters</a>: Changed from "<math>C_{V_{REF+}} = 20</math> pF" to "<math>C_{V_{REF+}} = 20</math> pF"; Changed from "<math>(V_{eREF+} - V_{eREF-})_{min} \leq (V_{eREF+} - V_{eREF-})</math>" to "<math>1.4\text{ V} \leq (V_{eREF+} - V_{eREF-})</math>"; Added "<math>C_{V_{REF+}} = 20</math> pF" to <math>E_I</math> Test Conditions ..... <a href="#">56</a></li> <li>Added "ADC10SREFx = 11b" to Test Conditions for <math>E_G</math> and <math>E_T</math> in <a href="#">Table 5-45</a> ..... <a href="#">56</a></li> <li>Added <a href="#">6.1, Overview</a> ..... <a href="#">59</a></li> <li>Removed "2 Channel" option from SD24_B block in <a href="#">Figure 6-1, Functional Block Diagram – PZ Package</a> (all devices support "3 Channel" option) ..... <a href="#">60</a></li> <li>Removed "2 Channel" option from SD24_B block in <a href="#">Figure 6-2, Functional Block Diagram – PN Package</a> (all devices support "3 Channel" option) ..... <a href="#">60</a></li> <li>Changed all instances of "bootloader" to "bootloader" throughout document ..... <a href="#">66</a></li> <li>Corrected spelling of NMIIFG in <a href="#">Table 6-10, System Module Interrupt Vector Registers</a> ..... <a href="#">72</a></li> <li>従来の「開発ツールのサポート」セクションを <a href="#">8.3</a>「ツールとソフトウェア」セクションに入れ替え ..... <a href="#">129</a></li> <li><a href="#">8.4</a>「ドキュメントのサポート」のフォーマットを変更し、内容を追加 ..... <a href="#">130</a></li> </ul> |      |

### 3 Device Comparison

Table 3-1 summarizes the available family members.

**Table 3-1. Device Comparison<sup>(1)(2)</sup>**

| DEVICE       | FLASH (KB) | SRAM (KB) | SD24_B CONVERTERS | ADC10_A CHANNELS | Timer_A <sup>(3)</sup> | eUSCI_A: UART, IrDA, SPI | eUSCI_B: SPI, I <sup>2</sup> C | I/Os | PACKAGE |
|--------------|------------|-----------|-------------------|------------------|------------------------|--------------------------|--------------------------------|------|---------|
| MSP430F67641 | 128        | 8         | 3                 | 6 ext, 2 int     | 3, 2, 2, 2             | 3                        | 1                              | 72   | 100 PZ  |
|              |            |           |                   |                  |                        |                          |                                | 52   | 80 PN   |
| MSP430F67621 | 64         | 4         | 3                 | 6 ext, 2 int     | 3, 2, 2, 2             | 3                        | 1                              | 72   | 100 PZ  |
|              |            |           |                   |                  |                        |                          |                                | 52   | 80 PN   |

(1) For the most current package and ordering information, see the *Package Option Addendum* in 9, or see the [TI website](#).

(2) Package drawings, thermal data, and symbolization are available at [www.ti.com/packaging](http://www.ti.com/packaging).

(3) Each number in the sequence represents an instantiation of Timer\_A with its associated number of capture compare registers and PWM output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer\_A, the first instantiation having 3 and the second instantiation having 5 capture compare registers and PWM output generators, respectively.

#### 3.1 Related Products

For information about other devices in this family of products or related products, see the following links.

**Products for TI Microcontrollers** TI's low-power and high-performance MCUs, with wired and wireless connectivity options, are optimized for a broad range of applications.

**Products for MSP430 Ultra-Low-Power Microcontrollers** One platform. One ecosystem. Endless possibilities. Enabling the connected world with innovations in ultra-low-power microcontrollers with advanced peripherals for precise sensing and measurement.


**Companion Products for MSP430F67641** Review products that are frequently purchased or used with this product.

**Reference Designs for MSP430F67641** The TI Designs Reference Design Library is a robust reference design library that spans analog, embedded processor, and connectivity. Created by TI experts to help you jump start your system design, all TI Designs include schematic or block diagrams, BOMs, and design files to speed your time to market.

## 4 Terminal Configuration and Functions

### 4.1 Pin Diagrams

Figure 4-1 shows the pinout for the 100-pin PZ package.




NOTE: The secondary digital functions on Ports P1, P2, and P3 are fully mappable. This pinout shows the default mapping. See 表 6-8 for details.

NOTE: The pins VDSYS and DVSYS must be connected externally onboard for proper device operation.

CAUTION: The LCDAP/R33 pin must be connected to DVSS if not used.

**Figure 4-1. Pin Designation – PZ Package (Top View)**

Figure 4-2 shows the pinout for the 80-pin PN package.



NOTE: The secondary digital functions on Ports P1, P2, and P3 are fully mappable. This pinout shows the default mapping. See [Table 6-8](#) for details.

NOTE: The pins VDSYS and DVSYS must be connected externally onboard for proper device operation.

CAUTION: The LDCAP/R33 pin must be connected to DVSS if not used.

**Figure 4-2. Pin Designation – PN Package (Top View)**

## 4.2 Signal Descriptions

Table 4-1 describes the signals for the 100-pin PZ package.

**Table 4-1. Signal Descriptions – PZ Package**

| TERMINAL                            |           | I/O <sup>(1)</sup> | DESCRIPTION                                                                                                                                                                                                                                                                                  |
|-------------------------------------|-----------|--------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NAME                                | NO.<br>PZ |                    |                                                                                                                                                                                                                                                                                              |
| SD0P0                               | 1         | I                  | SD24_B positive analog input for converter 0 <sup>(2)</sup>                                                                                                                                                                                                                                  |
| SD0N0                               | 2         | I                  | SD24_B negative analog input for converter 0 <sup>(2)</sup>                                                                                                                                                                                                                                  |
| SD1P0                               | 3         | I                  | SD24_B positive analog input for converter 1 <sup>(2)</sup>                                                                                                                                                                                                                                  |
| SD1N0                               | 4         | I                  | SD24_B negative analog input for converter 1 <sup>(2)</sup>                                                                                                                                                                                                                                  |
| SD2P0                               | 5         | I                  | SD24_B positive analog input for converter 2 <sup>(2)</sup>                                                                                                                                                                                                                                  |
| SD2N0                               | 6         | I                  | SD24_B negative analog input for converter 2 <sup>(2)</sup>                                                                                                                                                                                                                                  |
| VREF                                | 7         | I                  | SD24_B external reference voltage                                                                                                                                                                                                                                                            |
| AVSS                                | 8         |                    | Analog ground supply                                                                                                                                                                                                                                                                         |
| AVCC                                | 9         |                    | Analog power supply                                                                                                                                                                                                                                                                          |
| VASYS                               | 10        |                    | Analog power supply selected between AVCC, AUXVCC1, AUXVCC2. Connect recommended capacitor value of C <sub>VSYS</sub> (see Table 5-18).                                                                                                                                                      |
| P9.1/A5                             | 11        | I/O                | General-purpose digital I/O<br>Analog input A5 for 10-bit ADC                                                                                                                                                                                                                                |
| P9.2/A4                             | 12        | I/O                | General-purpose digital I/O<br>Analog input A4 for 10-bit ADC                                                                                                                                                                                                                                |
| P9.3/A3                             | 13        | I/O                | General-purpose digital I/O<br>Analog input A3 for 10-bit ADC                                                                                                                                                                                                                                |
| P1.0/PM_TA0.0/VeREF-/A2             | 14        | I/O                | General-purpose digital I/O with port interrupt and mappable secondary function<br>Default mapping: Timer TA0 CCR0 capture: CCI0A input, compare: Out0 output<br>Negative terminal for the ADC reference voltage for an external applied reference voltage<br>Analog input A2 for 10-bit ADC |
| P1.1/PM_TA0.1/VeREF+/A1             | 15        | I/O                | General-purpose digital I/O with port interrupt and mappable secondary function<br>Default mapping: Timer TA0 CCR1 capture: CCI1A input, compare: Out1 output<br>Positive terminal for the ADC reference voltage for an external applied reference voltage<br>Analog input A1 for 10-bit ADC |
| P1.2/PM_UCA0RXD/<br>PM_UCA0SOMI/A0  | 16        | I/O                | General-purpose digital I/O with port interrupt and mappable secondary function<br>Default mapping: eUSCI_A0 UART receive data<br>Default mapping: eUSCI_A0 SPI slave out/master in<br>Analog input A0 for 10-bit ADC                                                                        |
| P1.3/PM_UCA0TXD/<br>PM_UCA0SIMO/R03 | 17        | I/O                | General-purpose digital I/O with port interrupt and mappable secondary function<br>Default mapping: eUSCI_A0 UART transmit data<br>Default mapping: eUSCI_A0 SPI slave in/master out<br>Input/output port of lowest analog LCD voltage (V5)                                                  |
| AUXVCC2                             | 18        |                    | Auxiliary power supply AUXVCC2                                                                                                                                                                                                                                                               |
| AUXVCC1                             | 19        |                    | Auxiliary power supply AUXVCC1                                                                                                                                                                                                                                                               |
| VDSYS <sup>(3)</sup>                | 20        |                    | Digital power supply selected between DVCC, AUXVCC1, AUXVCC2. Connect recommended capacitor value of C <sub>VSYS</sub> (see Table 5-18).                                                                                                                                                     |
| DVCC                                | 21        |                    | Digital power supply                                                                                                                                                                                                                                                                         |
| DVSS                                | 22        |                    | Digital ground supply                                                                                                                                                                                                                                                                        |

(1) I = input, O = output

(2) TI recommends shorting unused analog input pairs and connecting them to analog ground.

(3) The pins VDSYS and DVSYS must be connected externally on the board for proper device operation.

**Table 4-1. Signal Descriptions – PZ Package (continued)**

| TERMINAL                                   |           | I/O <sup>(1)</sup> | DESCRIPTION                                                                                                                                                                                                                                                                                                                 |
|--------------------------------------------|-----------|--------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NAME                                       | NO.<br>PZ |                    |                                                                                                                                                                                                                                                                                                                             |
| VCORE <sup>(4)</sup>                       | 23        |                    | Regulated core power supply (internal use only, no external current loading)                                                                                                                                                                                                                                                |
| XIN                                        | 24        | I                  | Input terminal for crystal oscillator                                                                                                                                                                                                                                                                                       |
| XOUT                                       | 25        | O                  | Output terminal for crystal oscillator                                                                                                                                                                                                                                                                                      |
| AUXVCC3                                    | 26        |                    | Auxiliary power supply AUXVCC3 for back up subsystem                                                                                                                                                                                                                                                                        |
| P1.4/PM_UCA1RXD/<br>PM_UCA1SOMI/LCDREF/R13 | 27        | I/O                | General-purpose digital I/O with port interrupt and mappable secondary function<br>Default mapping: eUSCI_A1 UART receive data<br>Default mapping: eUSCI_A1 SPI slave out/master in<br>External reference voltage input for regulated LCD voltage<br>Input/output port of third most positive analog LCD voltage (V3 or V4) |
| P1.5/PM_UCA1TXD/<br>PM_UCA1SIMO/R23        | 28        | I/O                | General-purpose digital I/O with port interrupt and mappable secondary function<br>Default mapping: eUSCI_A1 UART transmit data<br>Default mapping: eUSCI_A1 SPI slave in/master out<br>Input/output port of second most positive analog LCD voltage (V2)                                                                   |
| LDCAP/R33                                  | 29        | I/O                | LCD capacitor connection<br>Input/output port of most positive analog LCD voltage (V1)<br><b>CAUTION:</b> This pin must be connected to DVSS if not used.                                                                                                                                                                   |
| P8.4/TA1.0                                 | 30        | I/O                | General-purpose digital I/O<br>Timer TA1 CCR0 capture: CCI0A input, compare: Out0 output                                                                                                                                                                                                                                    |
| P8.5/TA1.1                                 | 31        | I/O                | General-purpose digital I/O<br>Timer TA1 CCR1 capture: CCI1A input, compare: Out1 output                                                                                                                                                                                                                                    |
| COM0                                       | 32        | O                  | LCD common output COM0 for LCD backplane                                                                                                                                                                                                                                                                                    |
| COM1                                       | 33        | O                  | LCD common output COM1 for LCD backplane                                                                                                                                                                                                                                                                                    |
| COM2                                       | 34        | O                  | LCD common output COM2 for LCD backplane                                                                                                                                                                                                                                                                                    |
| COM3                                       | 35        | O                  | LCD common output COM3 for LCD backplane                                                                                                                                                                                                                                                                                    |
| P1.6/PM_UCA0CLK/COM4                       | 36        | I/O                | General-purpose digital I/O with port interrupt and mappable secondary function<br>Default mapping: eUSCI_A0 clock input/output<br>LCD common output COM4 for LCD backplane                                                                                                                                                 |
| P1.7/PM_UCB0CLK/COM5                       | 37        | I/O                | General-purpose digital I/O with port interrupt and mappable secondary function<br>Default mapping: eUSCI_B0 clock input/output<br>LCD common output COM5 for LCD backplane                                                                                                                                                 |
| P2.0/PM_UCB0SOMI/<br>PM_UCB0SCL/COM6       | 38        | I/O                | General-purpose digital I/O with port interrupt and mappable secondary function<br>Default mapping: eUSCI_B0 SPI slave out/master in<br>Default mapping: eUSCI_B0 I <sup>2</sup> C clock<br>LCD common output COM6 for LCD backplane                                                                                        |
| P2.1/PM_UCB0SIMO/<br>PM_UCB0SDA/COM7       | 39        | I/O                | General-purpose digital I/O with port interrupt and mappable secondary function<br>Default mapping: eUSCI_B0 SPI slave in/master out<br>Default mapping: eUSCI_B0 I <sup>2</sup> C data<br>LCD common output COM7 for LCD backplane                                                                                         |
| P8.6/TA2.0                                 | 40        | I/O                | General-purpose digital I/O<br>Timer TA2 CCR0 capture: CCI0A input, compare: Out0 output                                                                                                                                                                                                                                    |
| P8.7/TA2.1                                 | 41        | I/O                | General-purpose digital I/O<br>Timer TA2 CCR1 capture: CCI1A input, compare: Out1 output                                                                                                                                                                                                                                    |

(4) VCore is for internal use only. No external current loading is possible. VCore should only be connected to the recommended capacitor value, C<sub>VCore</sub>.

**Table 4-1. Signal Descriptions – PZ Package (continued)**

| TERMINAL                        |           | I/O <sup>(1)</sup> | DESCRIPTION                                                                                                                                                                          |
|---------------------------------|-----------|--------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NAME                            | NO.<br>PZ |                    |                                                                                                                                                                                      |
| P9.0/TACLK/RTCCLK               | 42        | I/O                | General-purpose digital I/O<br>Timer clock input TACLK for TA0, TA1, TA2, TA3<br>RTCCLK clock output                                                                                 |
| P2.2/PM_UCA2RXD/<br>PM_UCA2SOMI | 43        | I/O                | General-purpose digital I/O with port interrupt and mappable secondary function<br>Default mapping: eUSCI_A2 UART receive data<br>Default mapping: eUSCI_A2 SPI slave out/master in  |
| P2.3/PM_UCA2TXD/<br>PM_UCA2SIMO | 44        | I/O                | General-purpose digital I/O with port interrupt and mappable secondary function<br>Default mapping: eUSCI_A2 UART transmit data<br>Default mapping: eUSCI_A2 SPI slave in/master out |
| P2.4/PM_UCA1CLK                 | 45        | I/O                | General-purpose digital I/O with port interrupt and mappable secondary function<br>Default mapping: eUSCI_A1 clock input/output                                                      |
| P2.5/PM_UCA2CLK                 | 46        | I/O                | General-purpose digital I/O with port interrupt and mappable secondary function<br>Default mapping: eUSCI_A2 clock input/output                                                      |
| P2.6/PM_TA1.0                   | 47        | I/O                | General-purpose digital I/O with port interrupt and mappable secondary function<br>Default mapping: Timer TA1 capture CCR0: CCI0A input, compare: Out0 output                        |
| P2.7/PM_TA1.1                   | 48        | I/O                | General-purpose digital I/O with port interrupt and mappable secondary function<br>Default mapping: Timer TA1 capture CCR1: CCI1A input, compare: Out1 output                        |
| P3.0/PM_TA2.0/BSL_TX            | 49        | I/O                | General-purpose digital I/O with mappable secondary function<br>Default mapping: Timer TA2 capture CCR0: CCI0A input, compare: Out0 output<br>Bootloader: Data transmit              |
| P3.1/PM_TA2.1/BSL_RX            | 50        | I/O                | General-purpose digital I/O with mappable secondary function<br>Default mapping: Timer TA2 capture CCR1: CCI1A input, compare: Out1 output<br>Bootloader: Data receive               |
| P3.2/PM_TACLK/PM_RTCCLK         | 51        | I/O                | General-purpose digital I/O with mappable secondary function<br>Default mapping: Timer clock input TACLK for TA0, TA1, TA2, TA3<br>Default mapping: RTCCLK clock output              |
| P3.3/PM_TA0.2                   | 52        | I/O                | General-purpose digital I/O with mappable secondary function<br>Default mapping: Timer TA0 capture CCR2: CCI2A input, compare: Out2 output                                           |
| P3.4/PM_SDCLK/S39               | 53        | I/O                | General-purpose digital I/O with mappable secondary function<br>Default mapping: SD24_B bitstream clock input/output<br>LCD segment output S39                                       |
| P3.5/PM_SD0DIO/S38              | 54        | I/O                | General-purpose digital I/O with mappable secondary function<br>Default mapping: SD24_B converter 0 bitstream data input/output<br>LCD segment output S38                            |
| P3.6/PM_SD1DIO/S37              | 55        | I/O                | General-purpose digital I/O with mappable secondary function<br>Default mapping: SD24_B converter 1 bitstream data input/output<br>LCD segment output S37                            |
| P3.7/PM_SD2DIO/S36              | 56        | I/O                | General-purpose digital I/O with mappable secondary function<br>Default mapping: SD24_B converter 2 bitstream data input/output<br>LCD segment output S36                            |
| P4.0/S35                        | 57        | I/O                | General-purpose digital I/O<br>LCD segment output S35                                                                                                                                |
| P4.1/S34                        | 58        | I/O                | General-purpose digital I/O<br>LCD segment output S34                                                                                                                                |

**Table 4-1. Signal Descriptions – PZ Package (continued)**

| TERMINAL             |           | I/O <sup>(1)</sup> | DESCRIPTION                                           |
|----------------------|-----------|--------------------|-------------------------------------------------------|
| NAME                 | NO.<br>PZ |                    |                                                       |
| P4.2/S33             | 59        | I/O                | General-purpose digital I/O<br>LCD segment output S33 |
| P4.3/S32             | 60        | I/O                | General-purpose digital I/O<br>LCD segment output S32 |
| P4.4/S31             | 61        | I/O                | General-purpose digital I/O<br>LCD segment output S31 |
| P4.5/S30             | 62        | I/O                | General-purpose digital I/O<br>LCD segment output S30 |
| P4.6/S29             | 63        | I/O                | General-purpose digital I/O<br>LCD segment output S29 |
| P4.7/S28             | 64        | I/O                | General-purpose digital I/O<br>LCD segment output S28 |
| P5.0/S27             | 65        | I/O                | General-purpose digital I/O<br>LCD segment output S27 |
| P5.1/S26             | 66        | I/O                | General-purpose digital I/O<br>LCD segment output S26 |
| P5.2/S25             | 67        | I/O                | General-purpose digital I/O<br>LCD segment output S25 |
| P5.3/S24             | 68        | I/O                | General-purpose digital I/O<br>LCD segment output S24 |
| P5.4/S23             | 69        | I/O                | General-purpose digital I/O<br>LCD segment output S23 |
| P5.5/S22             | 70        | I/O                | General-purpose digital I/O<br>LCD segment output S22 |
| P5.6/S21             | 71        | I/O                | General-purpose digital I/O<br>LCD segment output S21 |
| P5.7/S20             | 72        | I/O                | General-purpose digital I/O<br>LCD segment output S20 |
| P6.0/S19             | 73        | I/O                | General-purpose digital I/O<br>LCD segment output S19 |
| DVSYS <sup>(3)</sup> | 74        |                    | Digital power supply for I/Os                         |
| DVSS                 | 75        |                    | Digital ground supply                                 |
| P6.1/S18             | 76        | I/O                | General-purpose digital I/O<br>LCD segment output S18 |
| P6.2/S17             | 77        | I/O                | General-purpose digital I/O<br>LCD segment output S17 |
| P6.3/S16             | 78        | I/O                | General-purpose digital I/O<br>LCD segment output S16 |
| P6.4/S15             | 79        | I/O                | General-purpose digital I/O<br>LCD segment output S15 |
| P6.5/S14             | 80        | I/O                | General-purpose digital I/O<br>LCD segment output S14 |
| P6.6/S13             | 81        | I/O                | General-purpose digital I/O<br>LCD segment output S13 |

**Table 4-1. Signal Descriptions – PZ Package (continued)**

| TERMINAL                             |           | I/O <sup>(1)</sup> | DESCRIPTION                                                                                           |
|--------------------------------------|-----------|--------------------|-------------------------------------------------------------------------------------------------------|
| NAME                                 | NO.<br>PZ |                    |                                                                                                       |
| P6.7/S12                             | 82        | I/O                | General-purpose digital I/O<br>LCD segment output S12                                                 |
| P7.0/S11                             | 83        | I/O                | General-purpose digital I/O<br>LCD segment output S11                                                 |
| P7.1/S10                             | 84        | I/O                | General-purpose digital I/O<br>LCD segment output S10                                                 |
| P7.2/S9                              | 85        | I/O                | General-purpose digital I/O<br>LCD segment output S9                                                  |
| P7.3/S8                              | 86        | I/O                | General-purpose digital I/O<br>LCD segment output S8                                                  |
| P7.4/S7                              | 87        | I/O                | General-purpose digital I/O<br>LCD segment output S7                                                  |
| P7.5/S6                              | 88        | I/O                | General-purpose digital I/O<br>LCD segment output S6                                                  |
| P7.6/S5                              | 89        | I/O                | General-purpose digital I/O<br>LCD segment output S5                                                  |
| P7.7/S4                              | 90        | I/O                | General-purpose digital I/O<br>LCD segment output S4                                                  |
| P8.0/S3                              | 91        | I/O                | General-purpose digital I/O<br>LCD segment output S3                                                  |
| P8.1/S2                              | 92        | I/O                | General-purpose digital I/O<br>LCD segment output S2                                                  |
| P8.2/S1                              | 93        | I/O                | General-purpose digital I/O<br>LCD segment output S1                                                  |
| P8.3/S0                              | 94        | I/O                | General-purpose digital I/O<br>LCD segment output S0                                                  |
| TEST/SBWTK                           | 95        | I                  | Test mode pin – select digital I/O on JTAG pins<br>Spy-Bi-Wire input clock                            |
| PJ.0/SMCLK/TDO                       | 96        | I/O                | General-purpose digital I/O<br>SMCLK clock output<br>Test data output                                 |
| PJ.1/MCLK/TDI/TCLK                   | 97        | I/O                | General-purpose digital I/O<br>MCLK clock output<br>Test data input or Test clock input               |
| PJ.2/ADC10CLK/TMS                    | 98        | I/O                | General-purpose digital I/O<br>ADC10_A clock output<br>Test mode select                               |
| PJ.3/ACLK/TCK                        | 99        | I/O                | General-purpose digital I/O<br>ACLK clock output<br>Test clock                                        |
| $\overline{\text{RST}}$ /NMI/SBWTDIO | 100       | I/O                | Reset input active low <sup>(5)</sup><br>Nonmaskable interrupt input<br>Spy-Bi-Wire data input/output |

(5) When this pin is configured as reset, the internal pullup resistor is enabled by default.

Table 4-2 describes the signals for the 80-pin PN package.

**Table 4-2. Signal Descriptions – PN Package**

| TERMINAL                            |           | I/O <sup>(1)</sup> | DESCRIPTION                                                                                                                                                                                                                                                                                  |
|-------------------------------------|-----------|--------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NAME                                | NO.<br>PN |                    |                                                                                                                                                                                                                                                                                              |
| SD0P0                               | 1         | I                  | SD24_B positive analog input for converter 0 <sup>(2)</sup>                                                                                                                                                                                                                                  |
| SD0N0                               | 2         | I                  | SD24_B negative analog input for converter 0 <sup>(2)</sup>                                                                                                                                                                                                                                  |
| SD1P0                               | 3         | I                  | SD24_B positive analog input for converter 1 <sup>(2)</sup>                                                                                                                                                                                                                                  |
| SD1N0                               | 4         | I                  | SD24_B negative analog input for converter 1 <sup>(2)</sup>                                                                                                                                                                                                                                  |
| SD2P0                               | 5         | I                  | SD24_B positive analog input for converter 2 <sup>(2)</sup>                                                                                                                                                                                                                                  |
| SD2N0                               | 6         | I                  | SD24_B negative analog input for converter 2 <sup>(2)</sup>                                                                                                                                                                                                                                  |
| VREF                                | 7         | I                  | SD24_B external reference voltage                                                                                                                                                                                                                                                            |
| AVSS                                | 8         |                    | Analog ground supply                                                                                                                                                                                                                                                                         |
| AVCC                                | 9         |                    | Analog power supply                                                                                                                                                                                                                                                                          |
| VASYS                               | 10        |                    | Analog power supply selected between AVCC, AUXVCC1, AUXVCC2. Connect recommended capacitor value of C <sub>VSYS</sub> (see Table 5-18).                                                                                                                                                      |
| P1.0/PM_TA0.0/VeREF-/A2             | 11        | I/O                | General-purpose digital I/O with port interrupt and mappable secondary function<br>Default mapping: Timer TA0 CCR0 capture: CCI0A input, compare: Out0 output<br>Negative terminal for the ADC reference voltage for an external applied reference voltage<br>Analog input A2 for 10-bit ADC |
| P1.1/PM_TA0.1/VeREF+/A1             | 12        | I/O                | General-purpose digital I/O with port interrupt and mappable secondary function<br>Default mapping: Timer TA0 CCR1 capture: CCI1A input, compare: Out1 output<br>Positive terminal for the ADC reference voltage for an external applied reference voltage<br>Analog input A1 for 10-bit ADC |
| P1.2/PM_UCA0RXD/<br>PM_UCA0SOMI/A0  | 13        | I/O                | General-purpose digital I/O with port interrupt and mappable secondary function<br>Default mapping: eUSCI_A0 UART receive data<br>Default mapping: eUSCI_A0 SPI slave out/master in<br>Analog input A0 for 10-bit ADC                                                                        |
| P1.3/PM_UCA0TXD/<br>PM_UCA0SIMO/R03 | 14        | I/O                | General-purpose digital I/O with port interrupt and mappable secondary function<br>Default mapping: eUSCI_A0 UART transmit data<br>Default mapping: eUSCI_A0 SPI slave in/master out<br>Input/output port of lowest analog LCD voltage (V5)                                                  |
| AUXVCC2                             | 15        |                    | Auxiliary power supply AUXVCC2                                                                                                                                                                                                                                                               |
| AUXVCC1                             | 16        |                    | Auxiliary power supply AUXVCC1                                                                                                                                                                                                                                                               |
| VDSYS <sup>(3)</sup>                | 17        |                    | Digital power supply selected among DVCC, AUXVCC1, AUXVCC2. Connect recommended capacitor value of C <sub>VSYS</sub> (see Table 5-18).                                                                                                                                                       |
| DVCC                                | 18        |                    | Digital power supply                                                                                                                                                                                                                                                                         |
| DVSS                                | 19        |                    | Digital ground supply                                                                                                                                                                                                                                                                        |
| VCORE <sup>(4)</sup>                | 20        |                    | Regulated core power supply (internal use only, no external current loading)                                                                                                                                                                                                                 |
| XIN                                 | 21        | I                  | Input terminal for crystal oscillator                                                                                                                                                                                                                                                        |
| XOUT                                | 22        | O                  | Output terminal for crystal oscillator                                                                                                                                                                                                                                                       |
| AUXVCC3                             | 23        |                    | Auxiliary power supply AUXVCC3 for back up subsystem                                                                                                                                                                                                                                         |

(1) I = input, O = output

(2) TI recommends shorting unused analog input pairs and connect them to analog ground.

(3) The pins VDSYS and DVSYS must be connected externally on board for proper device operation.

(4) VCore is for internal use only. No external current loading is possible. VCore should only be connected to the recommended capacitor value, C<sub>VCore</sub>.

**Table 4-2. Signal Descriptions – PN Package (continued)**

| TERMINAL                                   |           | I/O <sup>(1)</sup> | DESCRIPTION                                                                                                                                                                                                                                                                                                                 |
|--------------------------------------------|-----------|--------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NAME                                       | NO.<br>PN |                    |                                                                                                                                                                                                                                                                                                                             |
| P1.4/PM_UCA1RXD/<br>PM_UCA1SOMI/LCDREF/R13 | 24        | I/O                | General-purpose digital I/O with port interrupt and mappable secondary function<br>Default mapping: eUSCI_A1 UART receive data<br>Default mapping: eUSCI_A1 SPI slave out/master in<br>External reference voltage input for regulated LCD voltage<br>Input/output port of third most positive analog LCD voltage (V3 or V4) |
| P1.5/PM_UCA1TXD/<br>PM_UCA1SIMO/R23        | 25        | I/O                | General-purpose digital I/O with port interrupt and mappable secondary function<br>Default mapping: eUSCI_A1 UART transmit data<br>Default mapping: eUSCI_A1 SPI slave in/master out<br>Input/output port of second most positive analog LCD voltage (V2)                                                                   |
| LDCAP/R33                                  | 26        | I/O                | LCD capacitor connection<br>Input/output port of most positive analog LCD voltage (V1)<br><b>CAUTION:</b> This pin must be connected to DVSS if not used.                                                                                                                                                                   |
| COM0                                       | 27        | O                  | LCD common output COM0 for LCD backplane                                                                                                                                                                                                                                                                                    |
| COM1                                       | 28        | O                  | LCD common output COM1 for LCD backplane                                                                                                                                                                                                                                                                                    |
| COM2                                       | 29        | O                  | LCD common output COM2 for LCD backplane                                                                                                                                                                                                                                                                                    |
| COM3                                       | 30        | O                  | LCD common output COM3 for LCD backplane                                                                                                                                                                                                                                                                                    |
| P1.6/PM_UCA0CLK/COM4                       | 31        | I/O                | General-purpose digital I/O with port interrupt and mappable secondary function<br>Default mapping: eUSCI_A0 clock input/output<br>LCD common output COM4 for LCD backplane                                                                                                                                                 |
| P1.7/PM_UCB0CLK/COM5                       | 32        | I/O                | General-purpose digital I/O with port interrupt and mappable secondary function<br>Default mapping: eUSCI_B0 clock input/output<br>LCD common output COM5 for LCD backplane                                                                                                                                                 |
| P2.0/PM_UCB0SOMI/<br>PM_UCB0SCL/COM6/S39   | 33        | I/O                | General-purpose digital I/O with port interrupt and mappable secondary function<br>Default mapping: eUSCI_B0 SPI slave out/master in<br>Default mapping: eUSCI_B0 I <sup>2</sup> C clock<br>LCD common output COM6 for LCD backplane<br>LCD segment output S39                                                              |
| P2.1/PM_UCB0SIMO/<br>PM_UCB0SDA/COM7/S38   | 34        | I/O                | General-purpose digital I/O with port interrupt and mappable secondary function<br>Default mapping: eUSCI_B0 SPI slave in/master out<br>Default mapping: eUSCI_B0 I <sup>2</sup> C data<br>LCD common output COM7 for LCD backplane<br>LCD segment output S38                                                               |
| P2.2/PM_UCA2RXD/<br>PM_UCA2SOMI/S37        | 35        | I/O                | General-purpose digital I/O with port interrupt and mappable secondary function<br>Default mapping: eUSCI_A2 UART receive data<br>Default mapping: eUSCI_A2 SPI slave out/master in<br>LCD segment output S37                                                                                                               |
| P2.3/PM_UCA2TXD/<br>PM_UCA2SIMO/S36        | 36        | I/O                | General-purpose digital I/O with port interrupt and mappable secondary function<br>Default mapping: eUSCI_A2 UART transmit data<br>Default mapping: eUSCI_A2 SPI slave in/master out<br>LCD segment output S36                                                                                                              |
| P2.4/PM_UCA1CLK/S35                        | 37        | I/O                | General-purpose digital I/O with port interrupt and mappable secondary function<br>Default mapping: eUSCI_A1 clock input/output<br>LCD segment output S35                                                                                                                                                                   |

Table 4-2. Signal Descriptions – PN Package (continued)

| TERMINAL                        |           | I/O <sup>(1)</sup> | DESCRIPTION                                                                                                                                                                                       |
|---------------------------------|-----------|--------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NAME                            | NO.<br>PN |                    |                                                                                                                                                                                                   |
| P2.5/PM_UCA2CLK/S34             | 38        | I/O                | General-purpose digital I/O with port interrupt and mappable secondary function<br>Default mapping: eUSCI_A2 clock input/output<br>LCD segment output S34                                         |
| P2.6/PM_TA1.0/S33               | 39        | I/O                | General-purpose digital I/O with port interrupt and mappable secondary function<br>Default mapping: Timer TA1 capture CCR0: CCI0A input, compare: Out0 output<br>LCD segment output S33           |
| P2.7/PM_TA1.1/S32               | 40        | I/O                | General-purpose digital I/O with port interrupt and mappable secondary function<br>Default mapping: Timer TA1 capture CCR1: CCI1A input, compare: Out1 output<br>LCD segment output S32           |
| P3.0/PM_TA2.0/S31/BSL_TX        | 41        | I/O                | General-purpose digital I/O with mappable secondary function<br>Default mapping: Timer TA2 capture CCR0: CCI0A input, compare: Out0 output<br>LCD segment output S31<br>Bootloader: Data transmit |
| P3.1/PM_TA2.1/S30/BSL_RX        | 42        | I/O                | General-purpose digital I/O with mappable secondary function<br>Default mapping: Timer TA2 capture CCR1: CCI1A input, compare: Out1 output<br>LCD segment output S30<br>Bootloader: Data receive  |
| P3.2/PM_TACLK/PM_RTCCLK/<br>S29 | 43        | I/O                | General-purpose digital I/O with mappable secondary function<br>Default mapping: Timer clock input TACLK for TA0, TA1, TA2, TA3<br>Default mapping: RTCCLK clock output<br>LCD segment output S29 |
| P3.3/PM_TA0.2/S28               | 44        | I/O                | General-purpose digital I/O with mappable secondary function<br>Default mapping: Timer TA0 capture CCR2: CCI2A input, compare: Out2 output<br>LCD segment output S28                              |
| P3.4/PM_SDCLK/S27               | 45        | I/O                | General-purpose digital I/O with mappable secondary function<br>Default mapping: SD24_B bitstream clock input/output<br>LCD segment output S27                                                    |
| P3.5/PM_SD0DIO/S26              | 46        | I/O                | General-purpose digital I/O with mappable secondary function<br>Default mapping: SD24_B converter 0 bitstream data input/output<br>LCD segment output S26                                         |
| P3.6/PM_SD1DIO/S25              | 47        | I/O                | General-purpose digital I/O with mappable secondary function<br>Default mapping: SD24_B converter 1 bitstream data input/output<br>LCD segment output S25                                         |
| P3.7/PM_SD2DIO/S24              | 48        | I/O                | General-purpose digital I/O with mappable secondary function<br>Default mapping: SD24_B converter 2 bitstream data input/output<br>LCD segment output S24                                         |
| P4.0/S23                        | 49        | I/O                | General-purpose digital I/O<br>LCD segment output S23                                                                                                                                             |
| P4.1/S22                        | 50        | I/O                | General-purpose digital I/O<br>LCD segment output S22                                                                                                                                             |
| P4.2/S21                        | 51        | I/O                | General-purpose digital I/O<br>LCD segment output S21                                                                                                                                             |
| P4.3/S20                        | 52        | I/O                | General-purpose digital I/O<br>LCD segment output S20                                                                                                                                             |

**Table 4-2. Signal Descriptions – PN Package (continued)**

| TERMINAL             |           | I/O <sup>(1)</sup> | DESCRIPTION                                                                |
|----------------------|-----------|--------------------|----------------------------------------------------------------------------|
| NAME                 | NO.<br>PN |                    |                                                                            |
| P4.4/S19             | 53        | I/O                | General-purpose digital I/O<br>LCD segment output S19                      |
| P4.5/S18             | 54        | I/O                | General-purpose digital I/O<br>LCD segment output S18                      |
| P4.6/S17             | 55        | I/O                | General-purpose digital I/O<br>LCD segment output S17                      |
| P4.7/S16             | 56        | I/O                | General-purpose digital I/O<br>LCD segment output S16                      |
| P5.0/S15             | 57        | I/O                | General-purpose digital I/O<br>LCD segment output S15                      |
| P5.1/S14             | 58        | I/O                | General-purpose digital I/O<br>LCD segment output S14                      |
| DVSYS <sup>(3)</sup> | 59        |                    | Digital power supply for I/Os                                              |
| DVSS                 | 60        |                    | Digital ground supply                                                      |
| P5.2/S13             | 61        | I/O                | General-purpose digital I/O<br>LCD segment output S13                      |
| P5.3/S12             | 62        | I/O                | General-purpose digital I/O<br>LCD segment output S12                      |
| P5.4/S11             | 63        | I/O                | General-purpose digital I/O<br>LCD segment output S11                      |
| P5.5/S10             | 64        | I/O                | General-purpose digital I/O<br>LCD segment output S10                      |
| P5.6/S9              | 65        | I/O                | General-purpose digital I/O<br>LCD segment output S9                       |
| P5.7/S8              | 66        | I/O                | General-purpose digital I/O<br>LCD segment output S8                       |
| P6.0/S7              | 67        | I/O                | General-purpose digital I/O<br>LCD segment output S7                       |
| P6.1/S6              | 68        | I/O                | General-purpose digital I/O<br>LCD segment output S6                       |
| P6.2/S5              | 69        | I/O                | General-purpose digital I/O<br>LCD segment output S5                       |
| P6.3/S4              | 70        | I/O                | General-purpose digital I/O<br>LCD segment output S4                       |
| P6.4/S3              | 71        | I/O                | General-purpose digital I/O<br>LCD segment output S3                       |
| P6.5/S2              | 72        | I/O                | General-purpose digital I/O<br>LCD segment output S2                       |
| P6.6/S1              | 73        | I/O                | General-purpose digital I/O<br>LCD segment output S1                       |
| P6.7/S0              | 74        | I/O                | General-purpose digital I/O<br>LCD segment output S0                       |
| TEST/SBWTCK          | 75        | I                  | Test mode pin – select digital I/O on JTAG pins<br>Spy-Bi-Wire input clock |

**Table 4-2. Signal Descriptions – PN Package (continued)**

| TERMINAL                            |           | I/O <sup>(1)</sup> | DESCRIPTION                                                                                           |
|-------------------------------------|-----------|--------------------|-------------------------------------------------------------------------------------------------------|
| NAME                                | NO.<br>PN |                    |                                                                                                       |
| PJ.0/SMCLK/TDO                      | 76        | I/O                | General-purpose digital I/O<br>SMCLK clock output<br>Test data output                                 |
| PJ.1/MCLK/TDI/TCLK                  | 77        | I/O                | General-purpose digital I/O<br>MCLK clock output<br>Test data input or Test clock input               |
| PJ.2/ADC10CLK/TMS                   | 78        | I/O                | General-purpose digital I/O<br>ADC10_A clock output<br>Test mode select                               |
| PJ.3/ACLK/TCK                       | 79        | I/O                | General-purpose digital I/O<br>ACLK clock output<br>Test clock                                        |
| $\overline{\text{RST}}$ /NMI/SBWDIO | 80        | I/O                | Reset input active low <sup>(5)</sup><br>Nonmaskable interrupt input<br>Spy-Bi-Wire data input/output |

(5) When this pin is configured as reset, the internal pullup resistor is enabled by default.

### 4.3 Pin Multiplexing

Pin multiplexing for these devices is controlled by both register settings and operating modes (for example, if the device is in test mode). For details of the settings for each pin and schematics of the multiplexed ports, see [6.14](#).

### 4.4 Connection of Unused Pins

[Table 4-3](#) lists the correct termination of unused pins.

**Table 4-3. Connection of Unused Pins<sup>(1)</sup>**

| PIN                                          | POTENTIAL                           | COMMENT                                                                                                                                                                                                                 |
|----------------------------------------------|-------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| AVCC                                         | DV <sub>CC</sub>                    |                                                                                                                                                                                                                         |
| AVSS                                         | DV <sub>SS</sub>                    |                                                                                                                                                                                                                         |
| LDCAP/R33                                    | DV <sub>SS</sub>                    |                                                                                                                                                                                                                         |
| PJ.0/TDO<br>PJ.1/TDI<br>PJ.2/TMS<br>PJ.3/TCK | Open                                | The JTAG pins are shared with general-purpose I/O function (PJ.x). If not being used, these should be switched to port function, output direction (PJDIR.n = 1). When used as JTAG pins, these pins should remain open. |
| Px.y                                         | Open                                | Switched to port function, output direction (PxDIR.n = 1). Px.y represents port x and bit y of port x (for example, P1.0, P1.1, P2.2, PJ.0, PJ.1)                                                                       |
| $\overline{\text{RST}}$ /NMI                 | DV <sub>CC</sub> or V <sub>CC</sub> | 47-k $\Omega$ pullup or internal pullup selected with 10-nF (2.2 nF) pulldown <sup>(2)</sup>                                                                                                                            |
| TEST                                         | Open                                | This pin always has an internal pulldown enabled.                                                                                                                                                                       |
| XIN                                          | DV <sub>SS</sub>                    | For dedicated XIN pins only. XIN pins with shared GPIO functions should be programmed to GPIO and follow Px.y recommendations.                                                                                          |
| XOUT                                         | Open                                | For dedicated XOUT pins only. XOUT pins with shared GPIO functions should be programmed to GPIO and follow Px.y recommendations.                                                                                        |

- (1) Any unused pin with a secondary function that is shared with general-purpose I/O should follow the Px.y unused pin connection guidelines.
- (2) The pulldown capacitor should not exceed 2.2 nF when using devices with Spy-Bi-Wire interface in Spy-Bi-Wire mode or in 4-wire JTAG mode with TI tools such as FET interfaces or GANG programmers.



## 5 Specifications

All graphs in this section are for typical conditions, unless otherwise noted.

Typical (TYP) values are specified at  $V_{CC} = 3.3\text{ V}$  and  $T_A = 25^\circ\text{C}$ , unless otherwise noted.

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|                                               |                                                                                                                                                                               | MIN  | MAX            | UNIT |
|-----------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|----------------|------|
| Voltage applied at DVCC to DVSS               |                                                                                                                                                                               | −0.3 | 4.1            | V    |
| Voltage applied to pins <sup>(2)</sup>        | All pins except V <sub>CORE</sub> <sup>(3)</sup> , SD24_B input pins (SD0N0, SD0P0, SD1N0, SD1P0, SD2N0, SD2P0) <sup>(4)</sup> , AUXVCC1, AUXVCC2, and AUXVCC3 <sup>(5)</sup> | −0.3 | $V_{CC} + 0.3$ | V    |
| Diode current at pins                         | All pins except SD24_B input pins (SD0N0, SD0P0, SD1N0, SD1P0, SD2N0, SD2P0)                                                                                                  |      | ±2             | mA   |
|                                               | SD0N0, SD0P0, SD1N0, SD1P0, SD2N0, SD2P0 <sup>(6)</sup>                                                                                                                       |      | 2              |      |
| Maximum junction temperature, $T_J$           |                                                                                                                                                                               |      | 95             | °C   |
| Storage temperature, $T_{stg}$ <sup>(7)</sup> |                                                                                                                                                                               | −55  | 150            | °C   |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages referenced to  $V_{SS} = V_{(DVSS)} = V_{(AVSS)}$ .
- (3) V<sub>CORE</sub> is for internal device use only. Do not apply external DC loading or voltage.
- (4) See [Table 5-35](#) for SD24\_B specifications.
- (5) See [Table 5-18](#) for AUX specifications.
- (6) A protection diode is connected to  $V_{CC}$  for the SD24\_B input pins. No protection diode is connected to  $V_{SS}$ .
- (7) Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

### 5.2 ESD Ratings

|                                     |                                                                                | VALUE | UNIT |
|-------------------------------------|--------------------------------------------------------------------------------|-------|------|
| $V_{(ESD)}$ Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>              | ±1000 | V    |
|                                     | Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup> | ±250  |      |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±1000 V may actually have higher performance.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as ±250 V may actually have higher performance.

### 5.3 Recommended Operating Conditions

|                         |                                                                                                                     | MIN | NOM | MAX | UNIT |
|-------------------------|---------------------------------------------------------------------------------------------------------------------|-----|-----|-----|------|
| $V_{CC}$                | Supply voltage during program execution and flash programming, $V_{(AVCC)} = V_{(DVCC)} = V_{CC}$ <sup>(1)(2)</sup> |     |     |     | V    |
|                         | PMMCOREVx = 0                                                                                                       | 1.8 |     | 3.6 |      |
|                         | PMMCOREVx = 0, 1                                                                                                    | 2.0 |     | 3.6 |      |
|                         | PMMCOREVx = 0, 1, 2                                                                                                 | 2.2 |     | 3.6 |      |
|                         | PMMCOREVx = 0, 1, 2, 3                                                                                              | 2.4 |     | 3.6 |      |
| $V_{SS}$                | Supply voltage $V_{(AVSS)} = V_{(DVSS)} = V_{SS}$                                                                   |     | 0   |     | V    |
| $T_A$                   | Operating free-air temperature                                                                                      | −40 |     | 85  | °C   |
| $T_J$                   | Operating junction temperature                                                                                      | −40 |     | 85  | °C   |
| $C_{V_{CORE}}$          | Recommended capacitor at V <sub>CORE</sub> <sup>(3)</sup>                                                           |     | 470 |     | nF   |
| $C_{DVCC}/C_{V_{CORE}}$ | Capacitor ratio of DVCC to V <sub>CORE</sub>                                                                        | 10  |     |     |      |


- (1) TI recommends powering AVCC and DVCC from the same source. A maximum difference of 0.3 V between  $V_{(AVCC)}$  and  $V_{(DVCC)}$  can be tolerated during power up and operation.
- (2) The minimum supply voltage is defined by the supervisor SVS levels when it is enabled. See the [Table 5-13](#) threshold parameters for the exact values and further details.
- (3) A capacitor tolerance of ±20% or better is required.

## Recommended Operating Conditions (continued)

|                          |                                                                                                                                   | MIN                                                                      | NOM | MAX | UNIT |     |
|--------------------------|-----------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------|-----|-----|------|-----|
| f <sub>SYSTEM</sub>      | Processor frequency (maximum MCLK frequency) <sup>(4)(5)</sup><br>(see <a href="#">Figure 5-1</a> )                               | PMMCOREVx = 0,<br>1.8 V ≤ V <sub>CC</sub> ≤ 3.6 V<br>(default condition) |     | 0   | 8.0  | MHz |
|                          |                                                                                                                                   | PMMCOREVx = 1,<br>2.0 V ≤ V <sub>CC</sub> ≤ 3.6 V                        |     | 0   | 12.0 |     |
|                          |                                                                                                                                   | PMMCOREVx = 2,<br>2.2 V ≤ V <sub>CC</sub> ≤ 3.6 V                        |     | 0   | 20.0 |     |
|                          |                                                                                                                                   | PMMCOREVx = 3,<br>2.4 V ≤ V <sub>CC</sub> ≤ 3.6 V                        |     | 0   | 25.0 |     |
| I <sub>LOAD, DVCCD</sub> | Maximum load current that can be drawn from DVCC for core and IO<br>(I <sub>LOAD</sub> = I <sub>CORE</sub> + I <sub>IO</sub> )    |                                                                          |     |     | 20   | mA  |
| I <sub>LOAD, AUX1D</sub> | Maximum load current that can be drawn from AUXVCC1 for core and IO<br>(I <sub>LOAD</sub> = I <sub>CORE</sub> + I <sub>IO</sub> ) |                                                                          |     |     | 20   | mA  |
| I <sub>LOAD, AUX2D</sub> | Maximum load current that can be drawn from AUXVCC2 for core and IO<br>(I <sub>LOAD</sub> = I <sub>CORE</sub> + I <sub>IO</sub> ) |                                                                          |     |     | 20   | mA  |
| I <sub>LOAD, AVCCA</sub> | Maximum load current that can be drawn from AVCC for analog modules<br>(I <sub>LOAD</sub> = I <sub>Modules</sub> )                |                                                                          |     |     | 10   | mA  |
| I <sub>LOAD, AUX1A</sub> | Maximum load current that can be drawn from AUXVCC1 for analog modules<br>(I <sub>LOAD</sub> = I <sub>Modules</sub> )             |                                                                          |     |     | 5    | mA  |
| I <sub>LOAD, AUX2A</sub> | Maximum load current that can be drawn from AUXVCC2 for analog modules<br>(I <sub>LOAD</sub> = I <sub>Modules</sub> )             |                                                                          |     |     | 5    | mA  |

(4) The MSP430 CPU is clocked directly with MCLK. Both the high and low phases of MCLK must not exceed the pulse duration of the specified maximum frequency.

(5) Modules may have a different maximum input clock specification. See the specification of the respective module in this data sheet.



The numbers within the fields denote the supported PMMCOREVx settings.

**Figure 5-1. Maximum System Frequency**

## 5.4 Active Mode Supply Current Into $V_{CC}$ Excluding External Current

over recommended operating free-air temperature (unless otherwise noted)<sup>(1)</sup> <sup>(2)</sup> <sup>(3)</sup>

| PARAMETER                             | EXECUTION MEMORY | V <sub>CC</sub> | PMMCOREVx | FREQUENCY (f <sub>DCO</sub> = f <sub>MCLK</sub> = f <sub>SMCLK</sub> ) |      |       |      |        |      |        |      |        |     | UNIT |
|---------------------------------------|------------------|-----------------|-----------|------------------------------------------------------------------------|------|-------|------|--------|------|--------|------|--------|-----|------|
|                                       |                  |                 |           | 1 MHz                                                                  |      | 8 MHz |      | 12 MHz |      | 20 MHz |      | 25 MHz |     |      |
|                                       |                  |                 |           | TYP                                                                    | MAX  | TYP   | MAX  | TYP    | MAX  | TYP    | MAX  | TYP    | MAX |      |
| I <sub>AM, Flash</sub> <sup>(4)</sup> | Flash            | 3.0 V           | 0         | 0.32                                                                   | 0.36 | 2.10  | 2.30 |        |      |        |      |        | mA  |      |
|                                       |                  |                 | 1         | 0.36                                                                   |      | 2.39  |      | 3.54   | 3.90 |        |      |        |     |      |
|                                       |                  |                 | 2         | 0.39                                                                   |      | 2.65  |      | 3.94   |      | 6.54   | 7.23 |        |     |      |
|                                       |                  |                 | 3         | 0.42                                                                   |      | 2.82  |      | 4.20   |      | 6.96   |      | 8.65   |     | 9.54 |
| I <sub>AM, RAM</sub> <sup>(5)</sup>   | RAM              | 3.0 V           | 0         | 0.20                                                                   | 0.22 | 1.10  | 1.22 |        |      |        |      |        | mA  |      |
|                                       |                  |                 | 1         | 0.22                                                                   |      | 1.30  |      | 1.90   | 2.10 |        |      |        |     |      |
|                                       |                  |                 | 2         | 0.24                                                                   |      | 1.45  |      | 2.15   |      | 3.55   | 4.0  |        |     |      |
|                                       |                  |                 | 3         | 0.26                                                                   |      | 1.55  |      | 2.30   |      | 3.80   |      | 4.70   |     | 5.30 |

(1) All inputs are tied to 0 or to  $V_{CC}$ . Outputs do not source or sink any current.

(2) The currents are characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load capacitance are chosen to closely match the required 12.5 pF.

(3) Characterized with program executing typical data processing.

$f_{ACLK} = 32786 \text{ Hz}$ ,  $f_{DCO} = f_{MCLK} = f_{SMCLK}$  at specified frequency.

$XTS = CPUOFF = SCG0 = SCG1 = OSCOFF = SMCLKOFF = 0$ .

(4) Active mode supply current when program executes in flash at a nominal supply voltage of 3 V.

(5) Active mode supply current when program executes in RAM at a nominal supply voltage of 3 V.

## 5.5 Low-Power Mode Supply Currents (Into $V_{CC}$ ) Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)(2)</sup>

| PARAMETER               |                                                          | V <sub>CC</sub> | PMMCOREVx | TEMPERATURE (T <sub>A</sub> ) |     |      |      |      |     |      |      | UNIT |
|-------------------------|----------------------------------------------------------|-----------------|-----------|-------------------------------|-----|------|------|------|-----|------|------|------|
|                         |                                                          |                 |           | –40°C                         |     | 25°C |      | 60°C |     | 85°C |      |      |
|                         |                                                          |                 |           | TYP                           | MAX | TYP  | MAX  | TYP  | MAX | TYP  | MAX  |      |
| I <sub>LPM0,1MHz</sub>  | Low-power mode 0 <sup>(3)(4)</sup>                       | 2.2 V           | 0         | 75                            |     | 78   | 87   | 81   |     | 84   | 96   | μA   |
|                         |                                                          | 3.0 V           | 3         | 85                            |     | 89   | 99   | 93   |     | 98   | 110  |      |
| I <sub>LPM2</sub>       | Low-power mode 2 <sup>(5)(4)</sup>                       | 2.2 V           | 0         | 5.9                           |     | 6.2  | 9    | 6.9  |     | 9.4  | 17   | μA   |
|                         |                                                          | 3.0 V           | 3         | 6.9                           |     | 7.4  | 10   | 8.4  |     | 11   | 19   |      |
| I <sub>LPM3,XT1LF</sub> | Low-power mode 3, crystal mode <sup>(6)(4)</sup>         | 2.2 V           | 0         | 1.4                           |     | 1.7  |      | 2.5  |     | 4.9  |      | μA   |
|                         |                                                          |                 | 1         | 1.5                           |     | 1.9  |      | 2.7  |     | 5.2  |      |      |
|                         |                                                          |                 | 2         | 1.7                           |     | 2.0  |      | 2.9  |     | 5.5  |      |      |
| I <sub>LPM3,XT1LF</sub> | Low-power mode 3, crystal mode <sup>(6)(4)</sup>         | 3.0 V           | 0         | 2.2                           |     | 2.5  | 3.1  | 3.3  |     | 5.5  | 12.7 | μA   |
|                         |                                                          |                 | 1         | 2.3                           |     | 2.7  |      | 3.5  |     | 5.8  |      |      |
|                         |                                                          |                 | 2         | 2.5                           |     | 2.9  |      | 3.7  |     | 6.1  |      |      |
|                         |                                                          |                 | 3         | 2.5                           |     | 2.9  | 3.5  | 3.7  |     | 6.1  | 14.0 |      |
| I <sub>LPM3,VLO</sub>   | Low-power mode 3, VLO mode <sup>(7)(4)</sup>             | 3.0 V           | 0         | 1.4                           |     | 1.7  | 2.2  | 2.4  |     | 4.5  | 11.5 | μA   |
|                         |                                                          |                 | 1         | 1.5                           |     | 1.8  |      | 2.5  |     | 4.7  |      |      |
|                         |                                                          |                 | 2         | 1.6                           |     | 1.9  |      | 2.7  |     | 4.9  |      |      |
|                         |                                                          |                 | 3         | 1.6                           |     | 1.9  | 2.4  | 2.7  |     | 5.0  | 12.7 |      |
| I <sub>LPM4</sub>       | Low-power mode 4 <sup>(8)(4)</sup>                       | 3.0 V           | 0         | 1.3                           |     | 1.6  | 2.0  | 2.3  |     | 4.4  | 11.1 | μA   |
|                         |                                                          |                 | 1         | 1.4                           |     | 1.6  |      | 2.4  |     | 4.5  |      |      |
|                         |                                                          |                 | 2         | 1.4                           |     | 1.7  |      | 2.5  |     | 4.8  |      |      |
|                         |                                                          |                 | 3         | 1.4                           |     | 1.7  | 2.2  | 2.5  |     | 4.8  | 12.2 |      |
| I <sub>LPM3.5</sub>     | Low-power mode 3.5, RTC active on AUXVCC3 <sup>(9)</sup> | 2.2 V           |           | 0.65                          |     | 0.80 |      | 0.90 |     | 1.30 |      | μA   |
|                         |                                                          | 3.0 V           |           | 1.16                          |     | 1.24 | 2.05 | 1.43 |     | 1.87 | 2.71 |      |
| I <sub>LPM4.5</sub>     | Low-power mode 4.5 <sup>(10)</sup>                       | 3.0 V           |           | 0.70                          |     | 0.78 | 1.05 | 0.90 |     | 1.20 | 1.85 | μA   |

- (1) All inputs are tied to 0 V or to  $V_{CC}$ . Outputs do not source or sink any current.
- (2) The currents are characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load capacitance are chosen to closely match the required 12.5 pF.
- (3) Current for watchdog timer clocked by SMCLK included. ACLK = low-frequency crystal operation (XTS = 0, XT1DRIVE<sub>x</sub> = 0). CPUOFF = 1, SCG0 = 0, SCG1 = 0, OSCOFF = 0 (LPM0),  $f_{ACLK}$  = 32768 Hz,  $f_{MCLK}$  = 0 MHz,  $f_{SMCLK}$  =  $f_{DCO}$  = 1 MHz
- (4) Current for brownout, high-side supervisor (SVSH) normal mode included. Low-side supervisor (SVSL) and low-side monitor (SVM<sub>L</sub>) disabled. High-side monitor (SVM<sub>H</sub>) disabled. RAM retention enabled.
- (5) Current for watchdog timer clocked by ACLK and RTC clocked by XT1 included. ACLK = low-frequency crystal operation (XTS = 0, XT1DRIVE<sub>x</sub> = 0). CPUOFF = 1, SCG0 = 0, SCG1 = 1, OSCOFF = 0 (LPM2),  $f_{ACLK}$  = 32768 Hz,  $f_{MCLK}$  = 0 MHz,  $f_{SMCLK}$  =  $f_{DCO}$  = 0 MHz, DCO setting = 1-MHz operation, DCO bias generator enabled.
- (6) Current for watchdog timer clocked by ACLK and RTC clocked by XT1 included. ACLK = low-frequency crystal operation (XTS = 0, XT1DRIVE<sub>x</sub> = 0). CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0 (LPM3),  $f_{ACLK}$  = 32768 Hz,  $f_{MCLK}$  =  $f_{SMCLK}$  =  $f_{DCO}$  = 0 MHz
- (7) Current for watchdog timer clocked by ACLK included. RTC is disabled (RTCHOLD = 1). ACLK = VLO. CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0 (LPM3),  $f_{ACLK}$  =  $f_{VLO}$ ,  $f_{MCLK}$  =  $f_{SMCLK}$  =  $f_{DCO}$  = 0 MHz
- (8) CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1 (LPM4),  $f_{DCO}$  =  $f_{ACLK}$  =  $f_{MCLK}$  =  $f_{SMCLK}$  = 0 MHz
- (9)  $f_{DCO}$  =  $f_{MCLK}$  =  $f_{SMCLK}$  = 0 MHz,  $f_{ACLK}$  = 32768 Hz, PMMREGOFF = 1, RTC active on AUXVCC3 supply
- (10)  $f_{DCO}$  =  $f_{MCLK}$  =  $f_{SMCLK}$  = 0 MHz,  $f_{ACLK}$  = 0 Hz, PMMREGOFF = 1

## 5.6 Low-Power Mode With LCD Supply Currents (Into $V_{CC}$ ) Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)(2)</sup>

| PARAMETER                              |                                                                                                           | V <sub>CC</sub> | PMMCOREVx | TEMPERATURE (T <sub>A</sub> ) |     |      |     |      |     |      |     | UNIT |
|----------------------------------------|-----------------------------------------------------------------------------------------------------------|-----------------|-----------|-------------------------------|-----|------|-----|------|-----|------|-----|------|
|                                        |                                                                                                           |                 |           | –40°C                         |     | 25°C |     | 60°C |     | 85°C |     |      |
|                                        |                                                                                                           |                 |           | TYP                           | MAX | TYP  | MAX | TYP  | MAX | TYP  | MAX |      |
| I <sub>LPM3</sub><br>LCD,<br>int. bias | Low-power mode 3 (LPM3) current, LCD 4-mux mode, internal biasing, charge pump disabled <sup>(3)(4)</sup> | 2.2 V           | 0         | 2.4                           | 2.9 | 3.6  | 3.8 |      | 5.8 | 12.2 | μA  |      |
|                                        |                                                                                                           |                 | 1         | 2.5                           | 3.1 |      | 4.0 |      | 6.0 |      |     |      |
|                                        |                                                                                                           |                 | 2         | 2.6                           | 3.3 | 3.9  | 4.2 |      | 6.3 | 13.4 |     |      |
| I <sub>LPM3</sub><br>LCD,<br>int. bias | Low-power mode 3 (LPM3) current, LCD 4-mux mode, internal biasing, charge pump disabled <sup>(3)(4)</sup> | 3.0 V           | 0         | 2.8                           | 3.2 | 3.9  | 4.1 |      | 6.4 | 13.3 | μA  |      |
|                                        |                                                                                                           |                 | 1         | 2.9                           | 3.4 |      | 4.3 |      | 6.7 |      |     |      |
|                                        |                                                                                                           |                 | 2         | 3.1                           | 3.6 |      | 4.5 |      | 7.0 |      |     |      |
|                                        |                                                                                                           |                 | 3         | 3.1                           | 3.6 | 4.5  | 4.5 |      | 7.0 | 14.7 |     |      |
| I <sub>LPM3</sub><br>LCD,CP            | Low-power mode 3 (LPM3) current, LCD 4-mux mode, internal biasing, charge pump enabled <sup>(3)(5)</sup>  | 2.2 V           | 0         |                               | 3.8 |      |     |      |     |      | μA  |      |
|                                        |                                                                                                           |                 | 1         |                               | 3.9 |      |     |      |     |      |     |      |
|                                        |                                                                                                           |                 | 2         |                               | 4.0 |      |     |      |     |      |     |      |
|                                        |                                                                                                           | 3.0 V           | 0         |                               | 4.0 |      |     |      |     |      |     |      |
|                                        |                                                                                                           |                 | 1         |                               | 4.1 |      |     |      |     |      |     |      |
|                                        |                                                                                                           |                 | 2         |                               | 4.2 |      |     |      |     |      |     |      |
|                                        |                                                                                                           |                 | 3         |                               | 4.2 |      |     |      |     |      |     |      |

- (1) All inputs are tied to 0 V or to  $V_{CC}$ . Outputs do not source or sink any current.
- (2) The currents are characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load capacitance are chosen to closely match the required 12.5 pF.
- (3) Current for watchdog timer clocked by ACLK and RTC clocked by XT1 included. ACLK = low-frequency crystal operation (XTS = 0, XT1DRIVEx = 0).  
CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0 (LPM3),  $f_{ACLK}$  = 32768 Hz,  $f_{MCLK}$  =  $f_{SMCLK}$  =  $f_{DCO}$  = 0 MHz  
Current for brownout, high-side supervisor (SVSH) normal mode included. Low-side supervisor (SVSL) and low-side monitor (SVM<sub>L</sub>) disabled. High-side monitor (SVM<sub>H</sub>) disabled. RAM retention enabled.
- (4) LCDMx = 11 (4-mux mode), LCDREXT = 0, LCDEXTBIAS = 0 (internal biasing), LCD2B = 0 (1/3 bias), LCDCPEN = 0 (charge pump disabled), LCDSSEL = 0, LCDPREx = 101, LCDDIVx = 00011 ( $f_{LCD}$  = 32768 Hz / 32 / 4 = 256 Hz)  
Even segments S0, S2, ... = 0 and odd segments S1, S3, ... = 1. No LCD panel load.
- (5) LCDMx = 11 (4-mux mode), LCDREXT = 0, LCDEXTBIAS = 0 (internal biasing), LCD2B = 0 (1/3 bias), LCDCPEN = 1 (charge pump enabled), VLCDx = 1000 ( $V_{LCD}$  = 3 V, typical), LCDSSEL = 0, LCDPREx = 101, LCDDIVx = 00011 ( $f_{LCD}$  = 32768 Hz / 32 / 4 = 256 Hz)  
Even segments S0, S2, ... = 0 and odd segments S1, S3, ... = 1. No LCD panel load.

## 5.7 Thermal Resistance Characteristics

| THERMAL METRIC <sup>(1)</sup> <sup>(2)</sup> |                                                            |               | VALUE              | UNIT |
|----------------------------------------------|------------------------------------------------------------|---------------|--------------------|------|
| R <sub>θJA</sub>                             | Junction-to-ambient thermal resistance, still air          | LQFP 80 (PN)  | 46.3               | °C/W |
|                                              |                                                            | LQFP 100 (PZ) | 45.6               |      |
| R <sub>θJC(TOP)</sub>                        | Junction-to-case (top) thermal resistance                  | LQFP 80 (PN)  | 11.5               | °C/W |
|                                              |                                                            | LQFP 100 (PZ) | 11.0               |      |
| R <sub>θJC(BOTTOM)</sub>                     | Junction-to-case (bottom) thermal resistance               | LQFP 80 (PN)  | N/A <sup>(3)</sup> | °C/W |
|                                              |                                                            | LQFP 100 (PZ) | N/A                |      |
| R <sub>θJB</sub>                             | Junction-to-board thermal resistance                       | LQFP 80 (PN)  | 21.9               | °C/W |
|                                              |                                                            | LQFP 100 (PZ) | 23.4               |      |
| Ψ <sub>JT</sub>                              | Junction-to-package-top thermal characterization parameter | LQFP 80 (PN)  | 0.5                | °C/W |
|                                              |                                                            | LQFP 100 (PZ) | 0.4                |      |
| Ψ <sub>JB</sub>                              | Junction-to-board thermal characterization parameter       | LQFP 80 (PN)  | 21.6               | °C/W |
|                                              |                                                            | LQFP 100 (PZ) | 23.0               |      |

(1) For more information about traditional and new thermal metrics, see [Semiconductor and IC Package Thermal Metrics](#).

(2) These values are based on a JEDEC-defined 2S2P system (with the exception of the Theta JC [R<sub>θJC</sub>] value, which is based on a JEDEC-defined 1S0P system) and will change based on environment as well as application. For more information, see these EIA/JEDEC standards:

- JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions - Natural Convection (Still Air)*
- JESD51-3, *Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages*
- JESD51-7, *High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages*
- JESD51-9, *Test Boards for Area Array Surface Mount Package Thermal Measurements*

(3) N/A = not applicable

## 5.8 Timing and Switching Characteristics

### 5.8.1 Clock Specifications

Table 5-1 lists the characteristics of the XT1 oscillator in low-frequency mode.

**Table 5-1. Crystal Oscillator, XT1, Low-Frequency Mode<sup>(1)</sup>**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER            | TEST CONDITIONS                                                                                                                                                                                       | V <sub>CC</sub> | MIN | TYP    | MAX   | UNIT          |
|----------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------|-----|--------|-------|---------------|
| $\Delta I_{DVCC,LF}$ | Differential XT1 oscillator crystal current consumption from lowest drive setting, LF mode<br>$f_{OSC} = 32768 \text{ Hz}$ , XTS = 0, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 1, T <sub>A</sub> = 25°C | 3.0 V           |     | 0.075  |       | $\mu\text{A}$ |
|                      | $f_{OSC} = 32768 \text{ Hz}$ , XTS = 0, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 2, T <sub>A</sub> = 25°C                                                                                               |                 |     | 0.170  |       |               |
|                      | $f_{OSC} = 32768 \text{ Hz}$ , XTS = 0, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 3, T <sub>A</sub> = 25°C                                                                                               |                 |     | 0.290  |       |               |
| $f_{XT1,LF0}$        | XT1 oscillator crystal frequency, LF mode<br>XTS = 0, XT1BYPASS = 0                                                                                                                                   |                 |     | 32768  |       | Hz            |
| $f_{XT1,LF,SW}$      | XT1 oscillator logic-level square-wave input frequency, LF mode<br>XTS = 0, XT1BYPASS = 1 <sup>(2)</sup> <sup>(3)</sup>                                                                               |                 | 10  | 32.768 | 50    | kHz           |
| $OA_{LF}$            | Oscillation allowance for LF crystals <sup>(4)</sup><br>XTS = 0, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 0, $f_{XT1,LF} = 32768 \text{ Hz}$ , C <sub>L,eff</sub> = 6 pF                                |                 |     | 210    |       | k $\Omega$    |
|                      | XTS = 0, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 1, $f_{XT1,LF} = 32768 \text{ Hz}$ , C <sub>L,eff</sub> = 12 pF                                                                                       |                 |     | 300    |       |               |
| $C_{L,eff}$          | Integrated effective load capacitance, LF mode <sup>(5)</sup><br>XTS = 0, XCAP <sub>x</sub> = 0 <sup>(6)</sup>                                                                                        |                 |     | 1      |       | pF            |
|                      | XTS = 0, XCAP <sub>x</sub> = 1                                                                                                                                                                        |                 |     | 5.5    |       |               |
|                      | XTS = 0, XCAP <sub>x</sub> = 2                                                                                                                                                                        |                 |     | 8.5    |       |               |
|                      | XTS = 0, XCAP <sub>x</sub> = 3                                                                                                                                                                        |                 |     | 12.0   |       |               |
|                      | Duty cycle, LF mode<br>XTS = 0, Measured at ACLK, $f_{XT1,LF} = 32768 \text{ Hz}$                                                                                                                     |                 | 30% |        | 70%   |               |
| $f_{Fault,LF}$       | Oscillator fault frequency, LF mode <sup>(7)</sup><br>XTS = 0 <sup>(8)</sup>                                                                                                                          |                 | 10  |        | 10000 | Hz            |
| $t_{START,LF}$       | Start-up time, LF mode<br>$f_{OSC} = 32768 \text{ Hz}$ , XTS = 0, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 0, T <sub>A</sub> = 25°C, C <sub>L,eff</sub> = 6 pF                                          | 3.0 V           |     | 1000   |       | ms            |
|                      | $f_{OSC} = 32768 \text{ Hz}$ , XTS = 0, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 3, T <sub>A</sub> = 25°C, C <sub>L,eff</sub> = 12 pF                                                                   |                 |     | 500    |       |               |

- (1) To improve EMI on the XT1 oscillator, the following guidelines should be observed.
  - Keep the trace between the device and the crystal as short as possible.
  - Design a good ground plane around the oscillator pins.
  - Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
  - Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
  - Use assembly materials and processes that avoid any parasitic load on the oscillator XIN and XOUT pins.
  - If conformal coating is used, make sure that it does not induce capacitive or resistive leakage between the oscillator pins.
- (2) When XT1BYPASS is set, XT1 circuits are automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger inputs section of this data sheet.
- (3) Maximum frequency of operation of the entire device cannot be exceeded.
- (4) Oscillation allowance is based on a safety factor of 5 for recommended crystals. The oscillation allowance is a function of the XT1DRIVE<sub>x</sub> settings and the effective load. In general, comparable oscillator allowance can be achieved based on the following guidelines, but should be evaluated based on the actual crystal selected for the application:
  - For XT1DRIVE<sub>x</sub> = 0, C<sub>L,eff</sub> ≤ 6 pF.
  - For XT1DRIVE<sub>x</sub> = 1, 6 pF ≤ C<sub>L,eff</sub> ≤ 9 pF.
  - For XT1DRIVE<sub>x</sub> = 2, 6 pF ≤ C<sub>L,eff</sub> ≤ 10 pF.
  - For XT1DRIVE<sub>x</sub> = 3, C<sub>L,eff</sub> ≥ 6 pF.
- (5) Includes parasitic bond and package capacitance (approximately 2 pF per pin). Because the PCB adds additional capacitance, TI recommends verifying the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- (6) Requires external capacitors at both terminals. Values are specified by crystal manufacturers.
- (7) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies between the MIN and MAX specifications might set the flag.
- (8) Measured with logic-level input frequency but also applies to operation with crystals.

Table 5-2 lists the characteristics of the VLO.

**Table 5-2. Internal Very-Low-Power Low-Frequency Oscillator (VLO)**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                           |                                    | TEST CONDITIONS                 | V <sub>CC</sub> | MIN | TYP | MAX | UNIT |
|-------------------------------------|------------------------------------|---------------------------------|-----------------|-----|-----|-----|------|
| f <sub>VLO</sub>                    | VLO frequency                      | Measured at ACLK                | 1.8 V to 3.6 V  | 6   | 9.4 | 15  | kHz  |
| df <sub>VLO</sub> /dT               | VLO frequency temperature drift    | Measured at ACLK <sup>(1)</sup> | 1.8 V to 3.6 V  |     | 0.5 |     | %/°C |
| df <sub>VLO</sub> /dV <sub>CC</sub> | VLO frequency supply voltage drift | Measured at ACLK <sup>(2)</sup> | 1.8 V to 3.6 V  |     | 4   |     | %/V  |
| Duty cycle                          |                                    | Measured at ACLK                | 1.8 V to 3.6 V  | 30% |     | 70% |      |

(1) Calculated using the box method: (MAX(–40°C to 85°C) – MIN(–40°C to 85°C)) / MIN(–40°C to 85°C) / (85°C – (–40°C))

(2) Calculated using the box method: (MAX(1.8 V to 3.6 V) – MIN(1.8 V to 3.6 V)) / MIN(1.8 V to 3.6 V) / (3.6 V – 1.8 V)

Table 5-3 lists the characteristics of the REFO.

**Table 5-3. Internal Reference, Low-Frequency Oscillator (REFO)**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                            |                                     | TEST CONDITIONS                 | V <sub>CC</sub> | MIN | TYP   | MAX   | UNIT |
|--------------------------------------|-------------------------------------|---------------------------------|-----------------|-----|-------|-------|------|
| I <sub>REFO</sub>                    | REFO oscillator current consumption | T <sub>A</sub> = 25°C           | 1.8 V to 3.6 V  |     | 3     |       | μA   |
| f <sub>REFO</sub>                    | REFO frequency calibrated           | Measured at ACLK                | 1.8 V to 3.6 V  |     | 32768 |       | Hz   |
|                                      | REFO absolute tolerance calibrated  | Full temperature range          | 1.8 V to 3.6 V  |     |       | ±3.5% |      |
|                                      |                                     | T <sub>A</sub> = 25°C           | 3 V             |     |       | ±1.5% |      |
| df <sub>REFO</sub> /dT               | REFO frequency temperature drift    | Measured at ACLK <sup>(1)</sup> | 1.8 V to 3.6 V  |     | 0.01  |       | %/°C |
| df <sub>REFO</sub> /dV <sub>CC</sub> | REFO frequency supply voltage drift | Measured at ACLK <sup>(2)</sup> | 1.8 V to 3.6 V  |     | 1.0   |       | %/V  |
| Duty cycle                           |                                     | Measured at ACLK                | 1.8 V to 3.6 V  | 40% | 50%   | 60%   |      |
| t <sub>START</sub>                   | REFO start-up time                  | 40%/60% duty cycle              | 1.8 V to 3.6 V  |     | 25    |       | μs   |

(1) Calculated using the box method: (MAX(–40°C to 85°C) – MIN(–40°C to 85°C)) / MIN(–40°C to 85°C) / (85°C – (–40°C))

(2) Calculated using the box method: (MAX(1.8 V to 3.6 V) – MIN(1.8 V to 3.6 V)) / MIN(1.8 V to 3.6 V) / (3.6 V – 1.8 V)


Table 5-4 lists the frequency characteristics of the DCO.

**Table 5-4. DCO Frequency**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                          | TEST CONDITIONS                                      | MIN                                                                                                           | TYP  | MAX  | UNIT  |
|------------------------------------|------------------------------------------------------|---------------------------------------------------------------------------------------------------------------|------|------|-------|
| $f_{\text{DCO}(0,0)}$              | DCO frequency (0, 0) <sup>(1)</sup>                  | DCORSELx = 0, DCOx = 0, MODx = 0                                                                              | 0.07 | 0.20 | MHz   |
| $f_{\text{DCO}(0,31)}$             | DCO frequency (0, 31) <sup>(1)</sup>                 | DCORSELx = 0, DCOx = 31, MODx = 0                                                                             | 0.70 | 1.70 | MHz   |
| $f_{\text{DCO}(1,0)}$              | DCO frequency (1, 0) <sup>(1)</sup>                  | DCORSELx = 1, DCOx = 0, MODx = 0                                                                              | 0.15 | 0.36 | MHz   |
| $f_{\text{DCO}(1,31)}$             | DCO frequency (1, 31) <sup>(1)</sup>                 | DCORSELx = 1, DCOx = 31, MODx = 0                                                                             | 1.47 | 3.45 | MHz   |
| $f_{\text{DCO}(2,0)}$              | DCO frequency (2, 0) <sup>(1)</sup>                  | DCORSELx = 2, DCOx = 0, MODx = 0                                                                              | 0.32 | 0.75 | MHz   |
| $f_{\text{DCO}(2,31)}$             | DCO frequency (2, 31) <sup>(1)</sup>                 | DCORSELx = 2, DCOx = 31, MODx = 0                                                                             | 3.17 | 7.38 | MHz   |
| $f_{\text{DCO}(3,0)}$              | DCO frequency (3, 0) <sup>(1)</sup>                  | DCORSELx = 3, DCOx = 0, MODx = 0                                                                              | 0.64 | 1.51 | MHz   |
| $f_{\text{DCO}(3,31)}$             | DCO frequency (3, 31) <sup>(1)</sup>                 | DCORSELx = 3, DCOx = 31, MODx = 0                                                                             | 6.07 | 14.0 | MHz   |
| $f_{\text{DCO}(4,0)}$              | DCO frequency (4, 0) <sup>(1)</sup>                  | DCORSELx = 4, DCOx = 0, MODx = 0                                                                              | 1.3  | 3.2  | MHz   |
| $f_{\text{DCO}(4,31)}$             | DCO frequency (4, 31) <sup>(1)</sup>                 | DCORSELx = 4, DCOx = 31, MODx = 0                                                                             | 12.3 | 28.2 | MHz   |
| $f_{\text{DCO}(5,0)}$              | DCO frequency (5, 0) <sup>(1)</sup>                  | DCORSELx = 5, DCOx = 0, MODx = 0                                                                              | 2.5  | 6.0  | MHz   |
| $f_{\text{DCO}(5,31)}$             | DCO frequency (5, 31) <sup>(1)</sup>                 | DCORSELx = 5, DCOx = 31, MODx = 0                                                                             | 23.7 | 54.1 | MHz   |
| $f_{\text{DCO}(6,0)}$              | DCO frequency (6, 0) <sup>(1)</sup>                  | DCORSELx = 6, DCOx = 0, MODx = 0                                                                              | 4.6  | 10.7 | MHz   |
| $f_{\text{DCO}(6,31)}$             | DCO frequency (6, 31) <sup>(1)</sup>                 | DCORSELx = 6, DCOx = 31, MODx = 0                                                                             | 39.0 | 88.0 | MHz   |
| $f_{\text{DCO}(7,0)}$              | DCO frequency (7, 0) <sup>(1)</sup>                  | DCORSELx = 7, DCOx = 0, MODx = 0                                                                              | 8.5  | 19.6 | MHz   |
| $f_{\text{DCO}(7,31)}$             | DCO frequency (7, 31) <sup>(1)</sup>                 | DCORSELx = 7, DCOx = 31, MODx = 0                                                                             | 60   | 135  | MHz   |
| $S_{\text{DCORSEL}}$               | Frequency step between range DCORSEL and DCORSEL + 1 | $S_{\text{RSEL}} = f_{\text{DCO}(\text{DCORSEL}+1, \text{DCO})} / f_{\text{DCO}(\text{DCORSEL}, \text{DCO})}$ | 1.2  | 2.3  | ratio |
| $S_{\text{DCO}}$                   | Frequency step between tap DCO and DCO + 1           | $S_{\text{DCO}} = f_{\text{DCO}(\text{DCORSEL}, \text{DCO}+1)} / f_{\text{DCO}(\text{DCORSEL}, \text{DCO})}$  | 1.02 | 1.12 | ratio |
|                                    | Duty cycle                                           | Measured at SMCLK                                                                                             | 40%  | 50%  | 60%   |
| $df_{\text{DCO}}/dT$               | DCO frequency temperature drift                      | $f_{\text{DCO}} = 1 \text{ MHz}$                                                                              | 0.1  |      | %/°C  |
| $df_{\text{DCO}}/dV_{\text{CORE}}$ | DCO frequency voltage drift                          | $f_{\text{DCO}} = 1 \text{ MHz}$                                                                              | 1.9  |      | %/V   |

- (1) When selecting the proper DCO frequency range (DCORSELx), the target DCO frequency,  $f_{\text{DCO}}$ , should be set to reside within the range of  $f_{\text{DCO}(n, 0), \text{MAX}} \leq f_{\text{DCO}} \leq f_{\text{DCO}(n, 31), \text{MIN}}$ , where  $f_{\text{DCO}(n, 0), \text{MAX}}$  represents the maximum frequency specified for the DCO frequency, range n, tap 0 (DCOx = 0) and  $f_{\text{DCO}(n, 31), \text{MIN}}$  represents the minimum frequency specified for the DCO frequency, range n, tap 31 (DCOx = 31). This ensures that the target DCO frequency resides within the range selected. If the actual  $f_{\text{DCO}}$  frequency for the selected range causes the FLL or the application to select tap 0 or 31, the DCO fault flag is set to report that the selected range is at its minimum or maximum tap setting.



**Figure 5-2. Typical DCO Frequency**

## 5.8.2 Digital I/O Ports

Table 5-5 lists the characteristics of the schmitt-trigger Inputs.

**Table 5-5. Schmitt-Trigger Inputs – General-Purpose I/O**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                                                        | TEST CONDITIONS                                                                                  | V <sub>CC</sub> | MIN  | TYP | MAX  | UNIT |
|----------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------|-----------------|------|-----|------|------|
| V <sub>IT+</sub> Positive-going input threshold voltage                          |                                                                                                  | 1.8 V           | 0.80 |     | 1.40 | V    |
|                                                                                  |                                                                                                  | 3 V             | 1.50 |     | 2.10 |      |
| V <sub>IT–</sub> Negative-going input threshold voltage                          |                                                                                                  | 1.8 V           | 0.45 |     | 1.00 | V    |
|                                                                                  |                                                                                                  | 3 V             | 0.75 |     | 1.65 |      |
| V <sub>hys</sub> Input voltage hysteresis (V <sub>IT+</sub> – V <sub>IT–</sub> ) |                                                                                                  | 1.8 V           | 0.3  |     | 0.85 | V    |
|                                                                                  |                                                                                                  | 3 V             | 0.4  |     | 1.0  |      |
| R <sub>Pull</sub> Pullup or pulldown resistor <sup>(1)</sup>                     | For pullup: V <sub>IN</sub> = V <sub>SS</sub><br>For pulldown: V <sub>IN</sub> = V <sub>CC</sub> |                 | 20   | 35  | 50   | kΩ   |
| C <sub>I</sub> Input capacitance                                                 | V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub>                                             |                 |      | 5   |      | pF   |

(1) Also applies to  $\overline{\text{RST}}$  pin when pullup or pulldown resistor is enabled.

Table 5-6 lists the characteristics of the P1 and P2 inputs.

**Table 5-6. Inputs – Ports P1 and P2<sup>(1)</sup>**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                                   | TEST CONDITIONS                                                                  | V <sub>CC</sub> | MIN | MAX | UNIT |
|-------------------------------------------------------------|----------------------------------------------------------------------------------|-----------------|-----|-----|------|
| t <sub>(int)</sub> External interrupt timing <sup>(2)</sup> | Port P1, P2: P1.x to P2.x, External trigger pulse duration to set interrupt flag | 2.2 V, 3 V      | 20  |     | ns   |

(1) Some devices may contain additional ports with interrupts. See the block diagram and terminal function descriptions.

(2) An external signal sets the interrupt flag every time the minimum interrupt pulse duration t<sub>(int)</sub> is met. It might be set by trigger signals shorter than t<sub>(int)</sub>.

Table 5-7 lists the characteristics of the GPIO leakage current.

**Table 5-7. Leakage Current – General-Purpose I/O**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                             | TEST CONDITIONS       | V <sub>CC</sub> | MIN | MAX | UNIT |
|-------------------------------------------------------|-----------------------|-----------------|-----|-----|------|
| I <sub>lkg(Px.y)</sub> High-impedance leakage current | See <sup>(1)(2)</sup> | 1.8 V, 3 V      |     | ±50 | nA   |

(1) The leakage current is measured with V<sub>SS</sub> or V<sub>CC</sub> applied to the corresponding pins, unless otherwise noted.

(2) The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup or pulldown resistor is disabled.

Table 5-8 lists the characteristics of the full drive strength GPIO output.

**Table 5-8. Outputs – General-Purpose I/O (Full Drive Strength)**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)


| PARAMETER                                 | TEST CONDITIONS                              | V <sub>CC</sub> | MIN                    | MAX                    | UNIT |
|-------------------------------------------|----------------------------------------------|-----------------|------------------------|------------------------|------|
| V <sub>OH</sub> High-level output voltage | I <sub>(OHmax)</sub> = –3 mA <sup>(1)</sup>  | 1.8 V           | V <sub>CC</sub> – 0.25 | V <sub>CC</sub>        | V    |
|                                           | I <sub>(OHmax)</sub> = –10 mA <sup>(1)</sup> |                 | V <sub>CC</sub> – 0.60 | V <sub>CC</sub>        |      |
|                                           | I <sub>(OHmax)</sub> = –5 mA <sup>(1)</sup>  | 3 V             | V <sub>CC</sub> – 0.25 | V <sub>CC</sub>        |      |
|                                           | I <sub>(OHmax)</sub> = –15 mA <sup>(1)</sup> |                 | V <sub>CC</sub> – 0.60 | V <sub>CC</sub>        |      |
| V <sub>OL</sub> Low-level output voltage  | I <sub>(OLmax)</sub> = 3 mA <sup>(2)</sup>   | 1.8 V           | V <sub>SS</sub>        | V <sub>SS</sub> + 0.25 | V    |
|                                           | I <sub>(OLmax)</sub> = 10 mA <sup>(3)</sup>  |                 | V <sub>SS</sub>        | V <sub>SS</sub> + 0.60 |      |
|                                           | I <sub>(OLmax)</sub> = 5 mA <sup>(2)</sup>   | 3 V             | V <sub>SS</sub>        | V <sub>SS</sub> + 0.25 |      |
|                                           | I <sub>(OLmax)</sub> = 15 mA <sup>(3)</sup>  |                 | V <sub>SS</sub>        | V <sub>SS</sub> + 0.60 |      |

(1) The maximum total current, I<sub>(OHmax)</sub>, for all outputs combined should not exceed ±20 mA to hold the maximum voltage drop specified. See Section 5.3 for more details.


(2) The maximum total current, I<sub>(OLmax)</sub>, for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop specified.

(3) The maximum total current, I<sub>(OLmax)</sub>, for all outputs combined should not exceed ±100 mA to hold the maximum voltage drop specified.


### 5.8.2.1 Typical Characteristics – General-Purpose I/O (Full Drive Strength)




**Figure 5-3. High-Level Output Current vs High-Level Output Voltage**



**Figure 5-4. High-Level Output Current vs High-Level Output Voltage**



**Figure 5-5. Low-Level Output Current vs Low-Level Output Voltage**



**Figure 5-6. Low-Level Output Current vs Low-Level Output Voltage**

Table 5-9 lists the characteristics of the reduced drive strength GPIO output.

**Table 5-9. Outputs – General-Purpose I/O (Reduced Drive Strength)**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)</sup>

| PARAMETER                                 | TEST CONDITIONS                             | V <sub>CC</sub> | MIN                    | MAX                    | UNIT |
|-------------------------------------------|---------------------------------------------|-----------------|------------------------|------------------------|------|
| V <sub>OH</sub> High-level output voltage | I <sub>(OHmax)</sub> = –1 mA <sup>(2)</sup> | 1.8 V           | V <sub>CC</sub> – 0.25 | V <sub>CC</sub>        | V    |
|                                           | I <sub>(OHmax)</sub> = –3 mA <sup>(2)</sup> |                 | V <sub>CC</sub> – 0.60 | V <sub>CC</sub>        |      |
|                                           | I <sub>(OHmax)</sub> = –2 mA <sup>(2)</sup> | 3.0 V           | V <sub>CC</sub> – 0.25 | V <sub>CC</sub>        |      |
|                                           | I <sub>(OHmax)</sub> = –6 mA <sup>(2)</sup> |                 | V <sub>CC</sub> – 0.60 | V <sub>CC</sub>        |      |
| V <sub>OL</sub> Low-level output voltage  | I <sub>(OLmax)</sub> = 1 mA <sup>(3)</sup>  | 1.8 V           | V <sub>SS</sub>        | V <sub>SS</sub> + 0.25 | V    |
|                                           | I <sub>(OLmax)</sub> = 3 mA <sup>(4)</sup>  |                 | V <sub>SS</sub>        | V <sub>SS</sub> + 0.60 |      |
|                                           | I <sub>(OLmax)</sub> = 2 mA <sup>(3)</sup>  | 3.0 V           | V <sub>SS</sub>        | V <sub>SS</sub> + 0.25 |      |
|                                           | I <sub>(OLmax)</sub> = 6 mA <sup>(4)</sup>  |                 | V <sub>SS</sub>        | V <sub>SS</sub> + 0.60 |      |


(1) Selecting reduced drive strength may reduce EMI.

(2) The maximum total current, I<sub>(OHmax)</sub>, for all outputs combined should not exceed ±20 mA to hold the maximum voltage drop specified. See Section 5.3 for more details.


(3) The maximum total current, I<sub>(OLmax)</sub>, for all outputs combined, should not exceed ±48 mA to hold the maximum voltage drop specified.

(4) The maximum total current, I<sub>(OLmax)</sub>, for all outputs combined, should not exceed ±100 mA to hold the maximum voltage drop specified.


### 5.8.2.2 Typical Characteristics – General-Purpose I/O (Reduced Drive Strength)




**Figure 5-7. High-Level Output Current vs High-Level Output Voltage**



**Figure 5-8. High-Level Output Current vs High-Level Output Voltage**



**Figure 5-9. Low-Level Output Current vs Low-Level Output Voltage**



**Figure 5-10. Low-Level Output Current vs Low-Level Output Voltage**

[Table 5-10](#) lists the characteristics of the GPIO output frequency.

**Table 5-10. Output Frequency – General-Purpose I/O**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER       |                                   | TEST CONDITIONS                                  |                                            | MIN | MAX | UNIT |
|-----------------|-----------------------------------|--------------------------------------------------|--------------------------------------------|-----|-----|------|
| $f_{Px,y}$      | Port output frequency (with load) | See <sup>(1)(2)</sup>                            | $V_{CC} = 1.8\text{ V}$ ,<br>PMMCOREVx = 0 |     | 16  | MHz  |
|                 |                                   |                                                  | $V_{CC} = 3\text{ V}$ ,<br>PMMCOREVx = 3   |     | 25  |      |
| $f_{Port\_CLK}$ | Clock output frequency            | ACLK, SMCLK, MCLK,<br>$C_L = 20\text{ pF}^{(2)}$ | $V_{CC} = 1.8\text{ V}$ ,<br>PMMCOREVx = 0 |     | 16  | MHz  |
|                 |                                   |                                                  | $V_{CC} = 3\text{ V}$ ,<br>PMMCOREVx = 3   |     | 25  |      |

- (1) A resistive divider with  $2 \times R1$  between  $V_{CC}$  and  $V_{SS}$  is used as load. The output is connected to the center tap of the divider. For full drive strength,  $R1 = 550\ \Omega$ . For reduced drive strength,  $R1 = 1.6\text{ k}\Omega$ .  $C_L = 20\text{ pF}$  is connected to the output to  $V_{SS}$ .
- (2) The output voltage reaches at least 10% and 90%  $V_{CC}$  at the specified toggle frequency.

### 5.8.3 Power-Management Module (PMM)

Table 5-11 lists the brownout characteristics of the PMM.

**Table 5-11. PMM, Brownout Reset (BOR)**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                |                                                                                     | TEST CONDITIONS                 | MIN  | TYP  | MAX  | UNIT |
|--------------------------|-------------------------------------------------------------------------------------|---------------------------------|------|------|------|------|
| $V_{(DVCC\_BOR\_IT-)}$   | BOR <sub>H</sub> on voltage, DV <sub>CC</sub> falling level                         | $ dDV_{CC}/dt  < 3 \text{ V/s}$ |      |      | 1.45 | V    |
| $V_{(DVCC\_BOR\_IT+)}$   | BOR <sub>H</sub> off voltage, DV <sub>CC</sub> rising level                         | $ dDV_{CC}/dt  < 3 \text{ V/s}$ | 0.80 | 1.30 | 1.50 | V    |
| $V_{(DVCC\_BOR\_hys)}$   | BOR <sub>H</sub> hysteresis                                                         |                                 | 50   |      | 250  | mV   |
| $t_{\text{RESET}}^{(1)}$ | Pulse duration required at $\overline{\text{RST}}/\text{NMI}$ pin to accept a reset |                                 | 2    |      |      | μs   |

(1) Pulse much shorter than 2 μs might trigger reset.

Table 5-12 lists the core voltage characteristics of the PMM.

**Table 5-12. PMM, Core Voltage**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER               |                                              | TEST CONDITIONS                                 | MIN | TYP  | MAX | UNIT |
|-------------------------|----------------------------------------------|-------------------------------------------------|-----|------|-----|------|
| $V_{\text{CORE3(AM)}}$  | Core voltage, active mode, PMMCOREV = 3      | $2.4 \text{ V} \leq DV_{CC} \leq 3.6 \text{ V}$ |     | 1.93 |     | V    |
| $V_{\text{CORE2(AM)}}$  | Core voltage, active mode, PMMCOREV = 2      | $2.2 \text{ V} \leq DV_{CC} \leq 3.6 \text{ V}$ |     | 1.83 |     | V    |
| $V_{\text{CORE1(AM)}}$  | Core voltage, active mode, PMMCOREV = 1      | $2.0 \text{ V} \leq DV_{CC} \leq 3.6 \text{ V}$ |     | 1.62 |     | V    |
| $V_{\text{CORE0(AM)}}$  | Core voltage, active mode, PMMCOREV = 0      | $1.8 \text{ V} \leq DV_{CC} \leq 3.6 \text{ V}$ |     | 1.42 |     | V    |
| $V_{\text{CORE3(LPM)}}$ | Core voltage, low-current mode, PMMCOREV = 3 | $2.4 \text{ V} \leq DV_{CC} \leq 3.6 \text{ V}$ |     | 1.96 |     | V    |
| $V_{\text{CORE2(LPM)}}$ | Core voltage, low-current mode, PMMCOREV = 2 | $2.2 \text{ V} \leq DV_{CC} \leq 3.6 \text{ V}$ |     | 1.94 |     | V    |
| $V_{\text{CORE1(LPM)}}$ | Core voltage, low-current mode, PMMCOREV = 1 | $2.0 \text{ V} \leq DV_{CC} \leq 3.6 \text{ V}$ |     | 1.74 |     | V    |
| $V_{\text{CORE0(LPM)}}$ | Core voltage, low-current mode, PMMCOREV = 0 | $1.8 \text{ V} \leq DV_{CC} \leq 3.6 \text{ V}$ |     | 1.54 |     | V    |

Table 5-13 lists the characteristics of the high-side SVS.

**Table 5-13. PMM, SVS High Side**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                                           | TEST CONDITIONS                                          | MIN  | TYP  | MAX  | UNIT |
|---------------------------------------------------------------------|----------------------------------------------------------|------|------|------|------|
| $I_{(SVSH)}$ SVS current consumption                                | SVSHE = 0, DV <sub>CC</sub> = 3.6 V                      |      | 0    |      | nA   |
|                                                                     | SVSHE = 1, DV <sub>CC</sub> = 3.6 V, SVSHFP = 0          |      | 200  |      |      |
|                                                                     | SVSHE = 1, DV <sub>CC</sub> = 3.6 V, SVSHFP = 1          |      | 1.5  |      | μA   |
| $V_{(SVSH\_IT-)}$ SVS <sub>H</sub> on voltage level <sup>(1)</sup>  | SVSHE = 1, SVSHRVL = 0                                   | 1.60 | 1.65 | 1.70 | V    |
|                                                                     | SVSHE = 1, SVSHRVL = 1                                   | 1.77 | 1.84 | 1.90 |      |
|                                                                     | SVSHE = 1, SVSHRVL = 2                                   | 1.97 | 2.04 | 2.10 |      |
|                                                                     | SVSHE = 1, SVSHRVL = 3                                   | 2.09 | 2.16 | 2.23 |      |
| $V_{(SVSH\_IT+)}$ SVS <sub>H</sub> off voltage level <sup>(1)</sup> | SVSHE = 1, SVSMHRRRL = 0                                 | 1.68 | 1.74 | 1.80 | V    |
|                                                                     | SVSHE = 1, SVSMHRRRL = 1                                 | 1.89 | 1.95 | 2.01 |      |
|                                                                     | SVSHE = 1, SVSMHRRRL = 2                                 | 2.08 | 2.14 | 2.21 |      |
|                                                                     | SVSHE = 1, SVSMHRRRL = 3                                 | 2.21 | 2.27 | 2.34 |      |
|                                                                     | SVSHE = 1, SVSMHRRRL = 4                                 | 2.35 | 2.41 | 2.49 |      |
|                                                                     | SVSHE = 1, SVSMHRRRL = 5                                 | 2.65 | 2.72 | 2.80 |      |
|                                                                     | SVSHE = 1, SVSMHRRRL = 6                                 | 2.96 | 3.04 | 3.13 |      |
|                                                                     | SVSHE = 1, SVSMHRRRL = 7                                 | 2.96 | 3.04 | 3.13 |      |
| $t_{pd(SVSH)}$ SVS <sub>H</sub> propagation delay                   | SVSHE = 1, dV <sub>DVCC</sub> /dt = 10 mV/μs, SVSHFP = 1 |      | 2.5  |      | μs   |
|                                                                     | SVSHE = 1, dV <sub>DVCC</sub> /dt = 1 mV/μs, SVSHFP = 0  |      | 20   |      |      |
| $t_{(SVSH)}$ SVS <sub>H</sub> on or off delay time                  | SVSHE = 0 → 1, SVSHFP = 1                                |      | 12.5 |      | μs   |
|                                                                     | SVSHE = 0 → 1, SVSHFP = 0                                |      | 100  |      |      |
| dV <sub>DVCC</sub> /dt DV <sub>CC</sub> rise time                   |                                                          | 0    |      | 1000 | V/s  |

(1) The SVS<sub>H</sub> settings available depend on the VCORE (PMMCOREVx) setting. Refer to the *Power Management Module and Supply Voltage Supervisor* chapter in the [MSP430x5xx and MSP430x6xx Family User's Guide](#) on recommended settings and usage.

Table 5-14 lists the characteristics of the high-side SVM.

**Table 5-14. PMM, SVM High Side**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                                            | TEST CONDITIONS                                          | MIN  | TYP  | MAX  | UNIT |
|----------------------------------------------------------------------|----------------------------------------------------------|------|------|------|------|
| $I_{(SVMH)}$ SVM <sub>H</sub> current consumption                    | SVMHE = 0, DV <sub>CC</sub> = 3.6 V                      |      | 0    |      | nA   |
|                                                                      | SVMHE = 1, DV <sub>CC</sub> = 3.6 V, SVMHFP = 0          |      | 200  |      |      |
|                                                                      | SVMHE = 1, DV <sub>CC</sub> = 3.6 V, SVMHFP = 1          |      | 1.5  |      | μA   |
| $V_{(SVMH)}$ SVM <sub>H</sub> on or off voltage level <sup>(1)</sup> | SVMHE = 1, SVSMHRRRL = 0                                 | 1.68 | 1.74 | 1.80 | V    |
|                                                                      | SVMHE = 1, SVSMHRRRL = 1                                 | 1.89 | 1.95 | 2.01 |      |
|                                                                      | SVMHE = 1, SVSMHRRRL = 2                                 | 2.08 | 2.14 | 2.21 |      |
|                                                                      | SVMHE = 1, SVSMHRRRL = 3                                 | 2.21 | 2.27 | 2.34 |      |
|                                                                      | SVMHE = 1, SVSMHRRRL = 4                                 | 2.35 | 2.41 | 2.49 |      |
|                                                                      | SVMHE = 1, SVSMHRRRL = 5                                 | 2.65 | 2.72 | 2.80 |      |
|                                                                      | SVMHE = 1, SVSMHRRRL = 6                                 | 2.96 | 3.04 | 3.13 |      |
|                                                                      | SVMHE = 1, SVSMHRRRL = 7                                 | 2.96 | 3.04 | 3.13 |      |
|                                                                      | SVMHE = 1, SVMHOVPE = 1                                  |      | 3.79 |      |      |
| $t_{pd(SVMH)}$ SVM <sub>H</sub> propagation delay                    | SVMHE = 1, dV <sub>DVCC</sub> /dt = 10 mV/μs, SVMHFP = 1 |      | 2.5  |      | μs   |
|                                                                      | SVMHE = 1, dV <sub>DVCC</sub> /dt = 1 mV/μs, SVMHFP = 0  |      | 20   |      |      |
| $t_{(SVMH)}$ SVM <sub>H</sub> on or off delay time                   | SVMHE = 0 → 1, SVMHFP = 1                                |      | 12.5 |      | μs   |
|                                                                      | SVMHE = 0 → 1, SVMHFP = 0                                |      | 100  |      |      |

(1) The SVM<sub>H</sub> settings available depend on the VCORE (PMMCOREVx) setting. Refer to the *Power Management Module and Supply Voltage Supervisor* chapter in the [MSP430x5xx and MSP430x6xx Family User's Guide](#) on recommended settings and usage.

Table 5-15 lists the characteristics of the low-side SVS.

**Table 5-15. PMM, SVS Low Side**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                          | TEST CONDITIONS                                                    | MIN | TYP  | MAX | UNIT |
|----------------------------------------------------|--------------------------------------------------------------------|-----|------|-----|------|
| $I_{(SVSL)}$ SVS <sub>L</sub> current consumption  | SVSLE = 0, PMMCOREV = 2                                            |     | 0    |     | nA   |
|                                                    | SVSLE = 1, PMMCOREV = 2, SVSLFP = 0                                |     | 200  |     |      |
|                                                    | SVSLE = 1, PMMCOREV = 2, SVSLFP = 1                                |     | 1.5  |     | μA   |
| $t_{pd(SVSL)}$ SVS <sub>L</sub> propagation delay  | SVSLE = 1, $dV_{CORE}/dt = 10 \text{ mV}/\mu\text{s}$ , SVSLFP = 1 |     | 2.5  |     | μs   |
|                                                    | SVSLE = 1, $dV_{CORE}/dt = 1 \text{ mV}/\mu\text{s}$ , SVSLFP = 0  |     | 20   |     |      |
| $t_{(SVSL)}$ SVS <sub>L</sub> on or off delay time | SVSLE = 0 → 1, SVSLFP = 1                                          |     | 12.5 |     | μs   |
|                                                    | SVSLE = 0 → 1, SVSLFP = 0                                          |     | 100  |     |      |

Table 5-16 lists the characteristics of the low-side SVM.

**Table 5-16. PMM, SVM Low Side**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                          | TEST CONDITIONS                                                    | MIN | TYP  | MAX | UNIT |
|----------------------------------------------------|--------------------------------------------------------------------|-----|------|-----|------|
| $I_{(SVML)}$ SVM <sub>L</sub> current consumption  | SVMLE = 0, PMMCOREV = 2                                            |     | 0    |     | nA   |
|                                                    | SVMLE = 1, PMMCOREV = 2, SVMLFP = 0                                |     | 200  |     |      |
|                                                    | SVMLE = 1, PMMCOREV = 2, SVMLFP = 1                                |     | 1.5  |     | μA   |
| $t_{pd(SVML)}$ SVM <sub>L</sub> propagation delay  | SVMLE = 1, $dV_{CORE}/dt = 10 \text{ mV}/\mu\text{s}$ , SVMLFP = 1 |     | 2.5  |     | μs   |
|                                                    | SVMLE = 1, $dV_{CORE}/dt = 1 \text{ mV}/\mu\text{s}$ , SVMLFP = 0  |     | 20   |     |      |
| $t_{(SVML)}$ SVM <sub>L</sub> on or off delay time | SVMLE = 0 → 1, SVMLFP = 1                                          |     | 12.5 |     | μs   |
|                                                    | SVMLE = 0 → 1, SVMLFP = 0                                          |     | 100  |     |      |

Table 5-17 lists the wake-up times.

**Table 5-17. Wake-up Times From Low-Power Modes and Reset**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                                                                                       | TEST CONDITIONS                                               | MIN                                               | TYP | MAX | UNIT |
|-----------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------|---------------------------------------------------|-----|-----|------|
| $t_{\text{WAKE-UP-FAST}}$ Wake-up time from LPM2, LPM3, or LPM4 to active mode <sup>(1)</sup>                   | PMMCOREV = SVSMLRRL = n (where n = 0, 1, 2, or 3), SVSLFP = 1 | $f_{\text{MCLK}} \geq 4 \text{ MHz}$              | 3   | 5   | μs   |
|                                                                                                                 |                                                               | $1 \text{ MHz} < f_{\text{MCLK}} < 4 \text{ MHz}$ | 4   | 6   |      |
| $t_{\text{WAKE-UP-SLOW}}$ Wake-up time from LPM2, LPM3, or LPM4 to active mode <sup>(2)(3)</sup>                | PMMCOREV = SVSMLRRL = n (where n = 0, 1, 2, or 3), SVSLFP = 0 |                                                   | 150 | 160 | μs   |
| $t_{\text{WAKE-UP-LPM4.5}}$ Wake-up time from LPM4.5 to active mode <sup>(4)</sup>                              |                                                               |                                                   | 2   | 3   | ms   |
| $t_{\text{WAKE-UP-RESET}}$ Wake-up time from $\overline{\text{RST}}$ or BOR event to active mode <sup>(4)</sup> |                                                               |                                                   | 2   | 3   | ms   |

- (1) This value represents the time from the wake-up event to the first active edge of MCLK. The wake-up time depends on the performance mode of the low-side supervisor (SVS<sub>L</sub>) and low-side monitor (SVM<sub>L</sub>).  $t_{\text{WAKE-UP-FAST}}$  is possible with SVS<sub>L</sub> and SVM<sub>L</sub> in full performance mode or disabled. For specific register settings, see the *Low-Side SVS and SVM Control and Performance Mode Selection* section in the *Power Management Module and Supply Voltage Supervisor* chapter of the [MSP430x5xx and MSP430x6xx Family User's Guide](#).
- (2) This value represents the time from the wake-up event to the first active edge of MCLK. The wake-up time depends on the performance mode of the low-side supervisor (SVS<sub>L</sub>) and low-side monitor (SVM<sub>L</sub>).  $t_{\text{WAKE-UP-SLOW}}$  is set with SVS<sub>L</sub> and SVM<sub>L</sub> in normal mode (low current mode). For specific register settings, see the *Low-Side SVS and SVM Control and Performance Mode Selection* section in the *Power Management Module and Supply Voltage Supervisor* chapter of the [MSP430x5xx and MSP430x6xx Family User's Guide](#).
- (3) The wake-up times from LPM0 and LPM1 to AM are not specified. They are proportional to MCLK cycle time but are not affected by the performance mode settings as for LPM2, LPM3, and LPM4.
- (4) This value represents the time from the wake-up event to the reset vector execution.

## 5.8.4 Auxiliary Supplies

Table 5-18 lists the operating conditions of the auxiliary supplies.

**Table 5-18. Auxiliary Supplies, Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

|                             |                                                                                      | MIN                       | NOM | MAX | UNIT    |
|-----------------------------|--------------------------------------------------------------------------------------|---------------------------|-----|-----|---------|
| $V_{CC}$                    | Supply voltage range for all supplies at pins DVCC, AVCC, AUXVCC1, AUXVCC2, AUXVCC3  | 1.8                       |     | 3.6 | V       |
| $V_{DSYS}$                  | Digital system supply voltage range,<br>$V_{DSYS} = V_{CC} - R_{ON} \times I_{LOAD}$ | PMMCOREVx = 0             | 1.8 | 3.6 | V       |
|                             |                                                                                      | PMMCOREVx = 1             | 2.0 | 3.6 |         |
|                             |                                                                                      | PMMCOREVx = 2             | 2.2 | 3.6 |         |
|                             |                                                                                      | PMMCOREVx = 3             | 2.4 | 3.6 |         |
| $V_{ASYS}$                  | Analog system supply voltage range, $V_{ASYS} = V_{CC} - R_{ON} \times I_{LOAD}$     | See module specifications |     |     | V       |
| $C_{VCC}$ ,<br>$C_{AUX1/2}$ | Recommended capacitor at pins DVCC, AVCC, AUXVCC1, AUXVCC2                           | 4.7                       |     |     | $\mu F$ |
| $C_{VSYs}$                  | Recommended capacitor at pins VDSYS and VASYS                                        | 4.7                       |     |     | $\mu F$ |
| $C_{VCORE}$                 | Recommended capacitance at VCORE pin                                                 | 0.47                      |     |     | $\mu F$ |
| $C_{AUX3}$                  | Recommended capacitor at pin AUXVCC3                                                 | 0.47                      |     |     | $\mu F$ |

Table 5-19 lists the current consumption of AUX3.

**Table 5-19. Auxiliary Supplies, AUXVCC3 (Backup Subsystem) Currents**

over operating free-air temperature range (unless otherwise noted)

| PARAMETER         | TEST CONDITIONS                   | $V_{CC}$ | $T_A$ | MIN | TYP | MAX  | UNIT    |
|-------------------|-----------------------------------|----------|-------|-----|-----|------|---------|
| $I_{AUX3,RTCOn}$  | AUXVCC3 current with RTC enabled  | 3 V      | 25°C  |     |     | 0.83 | $\mu A$ |
|                   |                                   |          | 85°C  |     |     | 0.95 |         |
| $I_{AUX3,RTCoFF}$ | AUXVCC3 current with RTC disabled | 3 V      | 25°C  |     |     | 110  | nA      |
|                   |                                   |          | 85°C  |     |     | 165  |         |

Table 5-20 lists the characteristics of the auxiliary supply monitor.

**Table 5-20. Auxiliary Supplies, Auxiliary Supply Monitor**

over operating free-air temperature range (unless otherwise noted)

| PARAMETER          | TEST CONDITIONS                                                      | $V_{CC}$ | MIN  | TYP  | MAX  | UNIT    |
|--------------------|----------------------------------------------------------------------|----------|------|------|------|---------|
| $I_{CC,Monitor}$   | Average supply current for monitoring circuitry drawn from VDSYS     | 3 V      |      |      | 0.70 | $\mu A$ |
| $I_{Meas,Monitor}$ | Average current drawn from monitored supply during measurement cycle |          |      |      | 0.11 | $\mu A$ |
| $V_{Monitor}$      | AUXLVLx = 0                                                          |          | 1.67 | 1.74 | 1.80 | V       |
|                    | AUXLVLx = 1                                                          |          | 1.87 | 1.95 | 2.01 |         |
|                    | AUXLVLx = 2                                                          |          | 2.06 | 2.14 | 2.21 |         |
|                    | AUXLVLx = 3                                                          |          | 2.19 | 2.27 | 2.33 |         |
|                    | AUXLVLx = 4                                                          |          | 2.33 | 2.41 | 2.48 |         |
|                    | AUXLVLx = 5                                                          |          | 2.63 | 2.72 | 2.79 |         |
|                    | AUXLVLx = 6                                                          |          | 2.91 | 3.02 | 3.10 |         |
|                    | AUXLVLx = 7                                                          |          | 2.91 | 3.02 | 3.10 |         |



Figure 5-11. VDSYS Voltage vs I<sub>CC,Monitor</sub>Figure 5-12. AUXVCC1 Voltage vs I<sub>Meas,Monitor</sub>

Table 5-21 lists the ON-resistance characteristics of the auxiliary supplies.

Table 5-21. Auxiliary Supplies, Switch ON-Resistance

over operating free-air temperature range (unless otherwise noted)

| PARAMETER             |                                                               | TEST CONDITIONS                                                                 | MIN | TYP | MAX | UNIT |
|-----------------------|---------------------------------------------------------------|---------------------------------------------------------------------------------|-----|-----|-----|------|
| R <sub>ON,DVCC</sub>  | ON-resistance of switch between DVCC and VDSYS                | I <sub>LOAD</sub> = I <sub>CORE</sub> + I <sub>IO</sub> = 10 mA + 10 mA = 20 mA |     |     | 5   | Ω    |
| R <sub>ON,DAUX1</sub> | ON-resistance of switch between AUXVCC1 and VDSYS             | I <sub>LOAD</sub> = I <sub>CORE</sub> + I <sub>IO</sub> = 10 mA + 10 mA = 20 mA |     |     | 5   | Ω    |
| R <sub>ON,DAUX2</sub> | ON-resistance of switch between AUXVCC2 and VDSYS             | I <sub>LOAD</sub> = I <sub>CORE</sub> + I <sub>IO</sub> = 10 mA + 10 mA = 20 mA |     |     | 5   | Ω    |
| R <sub>ON,AVCC</sub>  | ON-resistance of switch between AVCC and V <sub>ASYS</sub>    | I <sub>LOAD</sub> = I <sub>Modules</sub> = 10 mA                                |     |     | 5   | Ω    |
| R <sub>ON,AAUX1</sub> | ON-resistance of switch between AUXVCC1 and V <sub>ASYS</sub> | I <sub>LOAD</sub> = I <sub>Modules</sub> = 5 mA                                 |     |     | 20  | Ω    |
| R <sub>ON,AAUX2</sub> | ON-resistance of switch between AUXVCC2 and V <sub>ASYS</sub> | I <sub>LOAD</sub> = I <sub>Modules</sub> = 5 mA                                 |     |     | 20  | Ω    |

Table 5-22 lists the switching times of the auxiliary supplies.

**Table 5-22. Auxiliary Supplies, Switching Time**

over operating free-air temperature range (unless otherwise noted)

| PARAMETER            |                                                                                                    | MIN | MAX | UNIT    |
|----------------------|----------------------------------------------------------------------------------------------------|-----|-----|---------|
| $t_{\text{Switch}}$  | Time from occurrence of trigger (SVM or software) to "new" supply connected to system supplies     |     | 100 | ns      |
| $t_{\text{Recover}}$ | "Recovery time" after a switch over took place; during this time, no further switching takes place | 200 | 450 | $\mu$ s |

Table 5-23 lists the switch leakage of the auxiliary supplies.

**Table 5-23. Auxiliary Supplies, Switch Leakage**

over operating free-air temperature range (unless otherwise noted)

| PARAMETER           |                                                              | TEST CONDITIONS                         | MIN | TYP | MAX | UNIT |
|---------------------|--------------------------------------------------------------|-----------------------------------------|-----|-----|-----|------|
| $I_{\text{SW,Lkg}}$ | Current into DVCC, AVCC, AUXVCC1, or AUXVCC2 if not selected | Per supply (but not the highest supply) |     | 50  | 100 | nA   |
| $I_{\text{Vmax}}$   | Current drawn from highest supply                            |                                         |     | 450 | 730 | nA   |

Table 5-24 lists the characteristics of the auxiliary supplies to ADC10\_A.

**Table 5-24. Auxiliary Supplies, Auxiliary Supplies to ADC10\_A**

over operating free-air temperature range (unless otherwise noted)

| PARAMETER              |                                                       | TEST CONDITIONS                                                                       |              | V <sub>CC</sub> | MIN  | TYP  | MAX  | UNIT       |
|------------------------|-------------------------------------------------------|---------------------------------------------------------------------------------------|--------------|-----------------|------|------|------|------------|
| $V_3$                  | Supply voltage divider<br>$V_3 = V_{\text{Supply}}/3$ |                                                                                       |              | 1.8 V           | 0.58 | 0.60 | 0.62 | V          |
|                        |                                                       |                                                                                       |              | 3.0 V           | 0.98 | 1.00 | 1.02 |            |
|                        |                                                       |                                                                                       |              | 3.6 V           | 1.18 | 1.20 | 1.22 |            |
| $R_{V3}$               | Load resistance                                       | AUXADCRx = 0                                                                          |              |                 |      |      | 18   | k $\Omega$ |
|                        |                                                       | AUXADCRx = 1                                                                          |              |                 |      |      | 1.5  |            |
|                        |                                                       | AUXADCRx = 2                                                                          |              |                 |      |      | 0.6  |            |
| $t_{\text{Sample,V3}}$ | Sampling time required if $V_3$ selected              | AUXADC = 1, ADC10ON = 1,<br>INCH = 0Ch,<br>Error of conversion result<br>$\leq 1$ LSB | AUXADCRx = 0 |                 | 1000 |      |      | ns         |
|                        |                                                       |                                                                                       | AUXADCRx = 1 |                 | 1000 |      |      |            |
|                        |                                                       |                                                                                       | AUXADCRx = 2 |                 | 1000 |      |      |            |

Table 5-25 lists the charge limiting resistor characteristics of the auxiliary supplies.

**Table 5-25. Auxiliary Supplies, Charge Limiting Resistor**

over operating free-air temperature range (unless otherwise noted)

| PARAMETER           |                          | TEST CONDITIONS | V <sub>CC</sub> | MIN | TYP | MAX | UNIT       |
|---------------------|--------------------------|-----------------|-----------------|-----|-----|-----|------------|
| $R_{\text{CHARGE}}$ | Charge limiting resistor | AUXCHCx = 1     | 3 V             |     |     | 5   | k $\Omega$ |
|                     |                          | AUXCHCx = 2     | 3 V             |     |     | 10  |            |
|                     |                          | AUXCHCx = 3     | 3 V             |     |     | 20  |            |

## 5.8.5 Timer\_A

Table 5-26 lists the characteristics of the Timer\_A.

**Table 5-26. Timer\_A**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                     | TEST CONDITIONS                                                       | V <sub>CC</sub> | MIN | MAX | UNIT |
|-----------------------------------------------|-----------------------------------------------------------------------|-----------------|-----|-----|------|
| f <sub>TA</sub> Timer_A input clock frequency | Internal: SMCLK or ACLK,<br>External: TACLK,<br>Duty cycle = 50% ±10% | 1.8 V, 3 V      |     | 25  | MHz  |
| t <sub>TA,cap</sub> Timer_A capture timing    | All capture inputs, minimum pulse duration<br>required for capture    | 1.8 V, 3 V      | 20  |     | ns   |

## 5.8.6 eUSCI

**Table 5-27. eUSCI (UART Mode) Clock Frequency**

| PARAMETER                                                                 | CONDITIONS                                                           | V <sub>CC</sub> | MIN | MAX                 | UNIT |
|---------------------------------------------------------------------------|----------------------------------------------------------------------|-----------------|-----|---------------------|------|
| f <sub>eUSCI</sub> eUSCI input clock frequency                            | Internal: SMCLK or ACLK,<br>External: UCLK,<br>Duty cycle = 50% ±10% |                 |     | f <sub>SYSTEM</sub> | MHz  |
| f <sub>BITCLK</sub> BITCLK clock frequency<br>(equals baud rate in MBaud) |                                                                      |                 |     | 5                   | MHz  |

Table 5-28 lists the switching characteristics of the eUSCI in UART mode.

**Table 5-28. eUSCI (UART Mode) Switching Characteristics**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                                | TEST CONDITIONS | V <sub>CC</sub> | MIN | TYP | MAX | UNIT |
|----------------------------------------------------------|-----------------|-----------------|-----|-----|-----|------|
| t <sub>t</sub> UART receive deglitch time <sup>(1)</sup> | UCGLITx = 0     | 2 V, 3 V        | 10  | 15  | 25  | ns   |
|                                                          | UCGLITx = 1     |                 | 30  | 50  | 85  |      |
|                                                          | UCGLITx = 2     |                 | 50  | 80  | 150 |      |
|                                                          | UCGLITx = 3     |                 | 70  | 120 | 200 |      |

(1) Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. To ensure that pulses are correctly recognized their duration should exceed the maximum specification of the deglitch time.

Table 5-29 lists the supported clock frequencies of the eUSCI in SPI master mode.

**Table 5-29. eUSCI (SPI Master Mode) Clock Frequency**

| PARAMETER          | CONDITIONS                                                                       | V <sub>CC</sub> | MIN                 | MAX | UNIT |
|--------------------|----------------------------------------------------------------------------------|-----------------|---------------------|-----|------|
| f <sub>eUSCI</sub> | eUSCI input clock frequency<br>Internal: SMCLK or ACLK,<br>Duty cycle = 50% ±10% |                 | f <sub>SYSTEM</sub> |     | MHz  |

Table 5-30 lists the switching characteristics of the eUSCI in SPI master mode.

**Table 5-30. eUSCI (SPI Master Mode) Switching Characteristics**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)</sup>

| PARAMETER             | TEST CONDITIONS                                                                               | V <sub>CC</sub> | MIN | MAX | UNIT |
|-----------------------|-----------------------------------------------------------------------------------------------|-----------------|-----|-----|------|
| t <sub>STE,LEAD</sub> | STE lead time, STE active to clock<br>UCSTEM = 0, UCMODEx = 01 or 10                          | 2 V, 3 V        | 150 |     | ns   |
|                       | UCSTEM = 1, UCMODEx = 01 or 10                                                                | 2 V, 3 V        | 150 |     |      |
| t <sub>STE,LAG</sub>  | STE lag time, Last clock to STE<br>inactive<br>UCSTEM = 0, UCMODEx = 01 or 10                 | 2 V, 3 V        | 200 |     | ns   |
|                       | UCSTEM = 1, UCMODEx = 01 or 10                                                                | 2 V, 3 V        | 200 |     |      |
| t <sub>STE,ACC</sub>  | STE access time, STE active to SIMO<br>data out<br>UCSTEM = 0, UCMODEx = 01 or 10             | 2 V             |     | 50  | ns   |
|                       |                                                                                               | 3 V             |     | 30  |      |
|                       | UCSTEM = 1, UCMODEx = 01 or 10                                                                | 2 V             |     | 50  |      |
|                       |                                                                                               | 3 V             |     | 30  |      |
| t <sub>STE,DIS</sub>  | STE disable time, STE inactive to<br>SIMO high impedance<br>UCSTEM = 0, UCMODEx = 01 or 10    | 2 V             |     | 40  | ns   |
|                       |                                                                                               | 3 V             |     | 25  |      |
|                       | UCSTEM = 1, UCMODEx = 01 or 10                                                                | 2 V             |     | 40  |      |
|                       |                                                                                               | 3 V             |     | 25  |      |
| t <sub>SU,MI</sub>    | SOMI input data setup time                                                                    | 2 V             |     | 50  | ns   |
|                       |                                                                                               | 3 V             |     | 30  |      |
| t <sub>HD,MI</sub>    | SOMI input data hold time                                                                     | 2 V             |     | 0   | ns   |
|                       |                                                                                               | 3 V             |     | 0   |      |
| t <sub>VALID,MO</sub> | SIMO output data valid time <sup>(2)</sup><br>UCLK edge to SIMO valid, C <sub>L</sub> = 20 pF | 2 V             |     | 9   | ns   |
|                       |                                                                                               | 3 V             |     | 5   |      |
| t <sub>HD,MO</sub>    | SIMO output data hold time <sup>(3)</sup><br>C <sub>L</sub> = 20 pF                           | 2 V             |     | 0   | ns   |
|                       |                                                                                               | 3 V             |     | 0   |      |

(1) f<sub>UCXCLK</sub> = 1/2t<sub>LO/Hi</sub> with t<sub>LO/Hi</sub> = max(t<sub>VALID,MO</sub>(eUSCI) + t<sub>SU,SI</sub>(Slave), t<sub>SU,MI</sub>(eUSCI) + t<sub>VALID,SO</sub>(Slave))

For the slave parameters t<sub>SU,SI</sub>(Slave) and t<sub>VALID,SO</sub>(Slave), see the SPI parameters of the attached slave.

(2) Specifies the time to drive the next valid data to the SIMO output after the output changing UCLK clock edge. See the timing diagrams in Figure 5-13 and Figure 5-14.

(3) Specifies how long data on the SIMO output is valid after the output changing UCLK clock edge. Negative values indicate that the data on the SIMO output can become invalid before the output changing clock edge observed on UCLK. See the timing diagrams in Figure 5-13 and Figure 5-14.




Figure 5-13. SPI Master Mode, CKPH = 0




Figure 5-14. SPI Master Mode, CKPH = 1


Table 5-31 lists the switching characteristics of the eUSCI in SPI slave mode.

**Table 5-31. eUSCI (SPI Slave Mode)**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)</sup>

| PARAMETER                                                                  | TEST CONDITIONS                                 | V <sub>CC</sub> | MIN | TYP | MAX | UNIT |
|----------------------------------------------------------------------------|-------------------------------------------------|-----------------|-----|-----|-----|------|
| t <sub>STE,LEAD</sub> STE lead time, STE active to clock                   |                                                 | 2.0 V           | 4   |     |     | ns   |
|                                                                            |                                                 | 3.0 V           | 3   |     |     |      |
| t <sub>STE,LAG</sub> STE lag time, Last clock to STE inactive              |                                                 | 2.0 V           | 0   |     |     | ns   |
|                                                                            |                                                 | 3.0 V           | 0   |     |     |      |
| t <sub>STE,ACC</sub> STE access time, STE active to SOMI data out          |                                                 | 2.0 V           |     |     | 46  | ns   |
|                                                                            |                                                 | 3.0 V           |     |     | 24  |      |
| t <sub>STE,DIS</sub> STE disable time, STE inactive to SOMI high impedance |                                                 | 2.0 V           |     |     | 38  | ns   |
|                                                                            |                                                 | 3.0 V           |     |     | 25  |      |
| t <sub>SU,SI</sub> SIMO input data setup time                              |                                                 | 2.0 V           | 2   |     |     | ns   |
|                                                                            |                                                 | 3.0 V           | 1   |     |     |      |
| t <sub>HD,SI</sub> SIMO input data hold time                               |                                                 | 2.0 V           | 2   |     |     | ns   |
|                                                                            |                                                 | 3.0 V           | 2   |     |     |      |
| t <sub>VALID,SO</sub> SOMI output data valid time <sup>(2)</sup>           | UCLK edge to SOMI valid, C <sub>L</sub> = 20 pF | 2.0 V           |     |     | 55  | ns   |
|                                                                            |                                                 | 3.0 V           |     |     | 32  |      |
| t <sub>HD,SO</sub> SOMI output data hold time <sup>(3)</sup>               | C <sub>L</sub> = 20 pF                          | 2.0 V           | 24  |     |     | ns   |
|                                                                            |                                                 | 3.0 V           | 16  |     |     |      |

- (1)  $f_{UCxCLK} = 1/2t_{LO/HI}$  with  $t_{LO/HI} = \max(t_{VALID,MO(Master)} + t_{SU,SI(eUSCI)}, t_{SU,MI(Master)} + t_{VALID,SO(eUSCI)})$   
For the master parameters  $t_{SU,MI(Master)}$  and  $t_{VALID,MO(Master)}$ , see the SPI parameters of the attached master.
- (2) Specifies the time to drive the next valid data to the SOMI output after the output changing UCLK clock edge. See the timing diagrams in Figure 5-15 and Figure 5-16.
- (3) Specifies how long data on the SOMI output is valid after the output changing UCLK clock edge. See the timing diagrams in Figure 5-15 and Figure 5-16.



**Figure 5-15. SPI Slave Mode, CKPH = 0**





Figure 5-16. SPI Slave Mode, CKPH = 1

Table 5-32 lists the switching characteristics of the eUSCI in I<sup>2</sup>C mode.

**Table 5-32. eUSCI (I<sup>2</sup>C Mode)**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5-17)

| PARAMETER            | TEST CONDITIONS                                     | V <sub>CC</sub>                                          | MIN                  | TYP                 | MAX                    | UNIT |
|----------------------|-----------------------------------------------------|----------------------------------------------------------|----------------------|---------------------|------------------------|------|
| f <sub>eUSCI</sub>   | eUSCI input clock frequency                         |                                                          |                      | f <sub>SYSTEM</sub> |                        | MHz  |
| f <sub>SCL</sub>     | SCL clock frequency                                 | 2 V, 3 V                                                 | 0                    |                     | 400                    | kHz  |
| t <sub>HD,STA</sub>  | Hold time (repeated) START                          | f <sub>SCL</sub> = 100 kHz<br>f <sub>SCL</sub> > 100 kHz | 5.1<br>1.5           |                     |                        | μs   |
| t <sub>SU,STA</sub>  | Setup time for a repeated START                     | f <sub>SCL</sub> = 100 kHz<br>f <sub>SCL</sub> > 100 kHz | 5.1<br>1.4           |                     |                        | μs   |
| t <sub>HD,DAT</sub>  | Data hold time                                      | 2 V, 3 V                                                 | 0.4                  |                     |                        | μs   |
| t <sub>SU,DAT</sub>  | Data setup time                                     | f <sub>SCL</sub> = 100 kHz<br>f <sub>SCL</sub> > 100 kHz | 5.0<br>1.3           |                     |                        | μs   |
| t <sub>SU,STO</sub>  | Setup time for STOP                                 | f <sub>SCL</sub> = 100 kHz<br>f <sub>SCL</sub> > 100 kHz | 5.2<br>1.7           |                     |                        | μs   |
| t <sub>SP</sub>      | Pulse duration of spikes suppressed by input filter | UCGLITx = 0<br>UCGLITx = 1<br>UCGLITx = 2<br>UCGLITx = 3 | 75<br>35<br>30<br>20 |                     | 220<br>120<br>60<br>35 | ns   |
| t <sub>TIMEOUT</sub> | Clock low time-out                                  | UCCLTOx = 1<br>UCCLTOx = 2<br>UCCLTOx = 3                |                      | 30<br>33<br>37      |                        | ms   |



**Figure 5-17. I<sup>2</sup>C Mode Timing**

## 5.8.7 LCD Controller

Table 5-33 lists the recommended operating conditions of the LCD\_C.

**Table 5-33. LCD\_C Recommended Operating Conditions**

|                            |                                                                                                |                                                                                            | MIN       | NOM                                        | MAX            | UNIT    |
|----------------------------|------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------|-----------|--------------------------------------------|----------------|---------|
| $V_{CC,LCD\_C,CP\ en,3.6}$ | Supply voltage range, charge pump enabled, $V_{LCD} \leq 3.6$ V                                | LCDCPEN = 1, $0000 < VLCDx \leq 1111$ (charge pump enabled, $V_{LCD} \leq 3.6$ V)          | 2.2       |                                            | 3.6            | V       |
| $V_{CC,LCD\_C,CP\ en,3.3}$ | Supply voltage range, charge pump enabled, $V_{LCD} \leq 3.3$ V                                | LCDCPEN = 1, $0000 < VLCDx \leq 1100$ (charge pump enabled, $V_{LCD} \leq 3.3$ V)          | 2.0       |                                            | 3.6            | V       |
| $V_{CC,LCD\_C,int.\ bias}$ | Supply voltage range, internal biasing, charge pump disabled                                   | LCDCPEN = 0, VLCDTEXT = 0                                                                  | 2.4       |                                            | 3.6            | V       |
| $V_{CC,LCD\_C,ext.\ bias}$ | Supply voltage range, external biasing, charge pump disabled                                   | LCDCPEN = 0, VLCDTEXT = 0                                                                  | 2.4       |                                            | 3.6            | V       |
| $V_{CC,LCD\_C,VLCDTEXT}$   | Supply voltage range, external LCD voltage, internal or external biasing, charge pump disabled | LCDCPEN = 0, VLCDTEXT = 1                                                                  | 2.0       |                                            | 3.6            | V       |
| $V_{LDCAP/R33}$            | External LCD voltage at LDCAP/R33, internal or external biasing, charge pump disabled          | LCDCPEN = 0, VLCDTEXT = 1                                                                  | 2.4       |                                            | 3.6            | V       |
| $C_{LDCAP}$                | Capacitor on LDCAP when charge pump enabled                                                    | LCDCPEN = 1, $VLCDx > 0000$ (charge pump enabled)                                          |           | 4.7                                        | 10             | $\mu$ F |
| $f_{LCD}$                  | LCD frequency range                                                                            | $f_{FRAME} = 1/(2 \times mux) \times f_{LCD}$ with mux = 1 (static) to 8                   | 0         |                                            | 1024           | Hz      |
| $f_{FRAME,4mux}$           | LCD frame frequency range                                                                      | $f_{FRAME,4mux}(MAX) = 1/(2 \times 4) \times f_{LCD}(MAX) = 1/(2 \times 4) \times 1024$ Hz |           |                                            | 128            | Hz      |
| $f_{FRAME,8mux}$           | LCD frame frequency range                                                                      | $f_{FRAME,8mux}(MAX) = 1/(2 \times 4) \times f_{LCD}(MAX) = 1/(2 \times 8) \times 1024$ Hz |           |                                            | 64             | Hz      |
| $f_{ACLK,in}$              | ACLK input frequency range                                                                     |                                                                                            | 30        | 32                                         | 40             | kHz     |
| $C_{Panel}$                | Panel capacitance                                                                              | 100-Hz frame frequency                                                                     |           |                                            | 10000          | pF      |
| $V_{R33}$                  | Analog input voltage at R33                                                                    | LCDCPEN = 0, VLCDTEXT = 1                                                                  | 2.4       |                                            | $V_{CC} + 0.2$ | V       |
| $V_{R23,1/3bias}$          | Analog input voltage at R23                                                                    | LCDREXT = 1, LCDEXTBIAS = 1, LCD2B = 0                                                     | $V_{R13}$ | $V_{R03} + 2/3 \times (V_{R33} - V_{R03})$ | $V_{R33}$      | V       |
| $V_{R13,1/3bias}$          | Analog input voltage at R13 with 1/3 biasing                                                   | LCDREXT = 1, LCDEXTBIAS = 1, LCD2B = 0                                                     | $V_{R03}$ | $V_{R03} + 1/3 \times (V_{R33} - V_{R03})$ | $V_{R23}$      | V       |
| $V_{R13,1/2bias}$          | Analog input voltage at R13 with 1/2 biasing                                                   | LCDREXT = 1, LCDEXTBIAS = 1, LCD2B = 1                                                     | $V_{R03}$ | $V_{R03} + 1/2 \times (V_{R33} - V_{R03})$ | $V_{R33}$      | V       |
| $V_{R03}$                  | Analog input voltage at R03                                                                    | R0EXT = 1                                                                                  | $V_{SS}$  |                                            |                | V       |
| $V_{LCD} - V_{R03}$        | Voltage difference between $V_{LCD}$ and R03                                                   | LCDCPEN = 0, R0EXT = 1                                                                     | 2.4       |                                            | $V_{CC} + 0.2$ | V       |
| $V_{LCDREF/R13}$           | External LCD reference voltage applied at LCDREF/R13                                           | VLCDREFx = 01                                                                              | 0.8       | 1.2                                        | 1.5            | V       |

Table 5-34 lists the characteristics of the LCD\_C.

**Table 5-34. LCD\_C Electrical Characteristics**

over operating free-air temperature range (unless otherwise noted)

| PARAMETER               |                                                    | TEST CONDITIONS                                       | V <sub>CC</sub> | MIN             | TYP | MAX | UNIT |
|-------------------------|----------------------------------------------------|-------------------------------------------------------|-----------------|-----------------|-----|-----|------|
| V <sub>LCD</sub>        | LCD voltage                                        | VLCDx = 0000, VLCDEXT = 0                             | 2.4 V to 3.6 V  | V <sub>CC</sub> |     |     | V    |
|                         |                                                    | LCDCPEN = 1, VLCDx = 0001                             | 2 V to 3.6 V    | 2.58            |     |     |      |
|                         |                                                    | LCDCPEN = 1, VLCDx = 0010                             | 2 V to 3.6 V    | 2.64            |     |     |      |
|                         |                                                    | LCDCPEN = 1, VLCDx = 0011                             | 2 V to 3.6 V    | 2.71            |     |     |      |
|                         |                                                    | LCDCPEN = 1, VLCDx = 0100                             | 2 V to 3.6 V    | 2.78            |     |     |      |
|                         |                                                    | LCDCPEN = 1, VLCDx = 0101                             | 2 V to 3.6 V    | 2.83            |     |     |      |
|                         |                                                    | LCDCPEN = 1, VLCDx = 0110                             | 2 V to 3.6 V    | 2.90            |     |     |      |
|                         |                                                    | LCDCPEN = 1, VLCDx = 0111                             | 2 V to 3.6 V    | 2.96            |     |     |      |
|                         |                                                    | LCDCPEN = 1, VLCDx = 1000                             | 2 V to 3.6 V    | 3.02            |     |     |      |
|                         |                                                    | LCDCPEN = 1, VLCDx = 1001                             | 2 V to 3.6 V    | 3.07            |     |     |      |
|                         |                                                    | LCDCPEN = 1, VLCDx = 1010                             | 2 V to 3.6 V    | 3.14            |     |     |      |
|                         |                                                    | LCDCPEN = 1, VLCDx = 1011                             | 2 V to 3.6 V    | 3.21            |     |     |      |
|                         |                                                    | LCDCPEN = 1, VLCDx = 1100                             | 2 V to 3.6 V    | 3.27            |     |     |      |
|                         |                                                    | LCDCPEN = 1, VLCDx = 1101                             | 2.2 V to 3.6 V  | 3.32            |     |     |      |
|                         |                                                    | LCDCPEN = 1, VLCDx = 1110                             | 2.2 V to 3.6 V  | 3.38            |     |     |      |
|                         |                                                    | LCDCPEN = 1, VLCDx = 1111                             | 2.2 V to 3.6 V  | 3.44            |     | 3.6 |      |
| I <sub>CC,Peak,CP</sub> | Peak supply currents due to charge pump activities | LCDCPEN = 1, VLCDx = 1111                             | 2.2 V           | 400             |     |     | μA   |
| t <sub>LCD,CP,on</sub>  | Time to charge C <sub>LCD</sub> when discharged    | C <sub>LCD</sub> = 4.7μF, LCDCPEN = 0→1, VLCDx = 1111 | 2.2 V           | 150             |     | 500 | ms   |
| I <sub>CP,Load</sub>    | Maximum charge pump load current                   | LCDCPEN = 1, VLCDx = 1111                             | 2.2 V           | 50              |     |     | μA   |
| R <sub>LCD,Seg</sub>    | LCD driver output impedance, segment lines         | LCDCPEN = 1, VLCDx = 1000, I <sub>LOAD</sub> = ±10 μA | 2.2 V           |                 |     | 10  | kΩ   |
| R <sub>LCD,COM</sub>    | LCD driver output impedance, common lines          | LCDCPEN = 1, VLCDx = 1000, I <sub>LOAD</sub> = ±10 μA | 2.2 V           |                 |     | 10  | kΩ   |

### 5.8.8 SD24\_B

Table 5-35 lists the power supply and recommended operating conditions of the SD24\_B.

**Table 5-35. SD24\_B Power Supply and Recommended Operating Conditions**

|             |                                                                     |                                                     | MIN             | TYP  | MAX             | UNIT |
|-------------|---------------------------------------------------------------------|-----------------------------------------------------|-----------------|------|-----------------|------|
| $AV_{CC}$   | Analog supply voltage                                               | $AV_{CC} = DV_{CC}, AV_{SS} = DV_{SS} = 0\text{ V}$ | 2.4             |      | 3.6             | V    |
| $f_{SD}$    | Modulator clock frequency <sup>(1)</sup>                            |                                                     | 0.03            |      | 2.3             | MHz  |
| $V_I$       | Absolute input voltage range                                        |                                                     | $AV_{SS} - 1$   |      | $AV_{CC}$       | V    |
| $V_{IC}$    | Common-mode input voltage range                                     |                                                     | $AV_{SS} - 1$   |      | $AV_{CC}$       | V    |
| $V_{ID,FS}$ | Differential full-scale input voltage                               | $V_{ID} = V_{I,A+} - V_{I,A-}$                      | $-V_{REF}/GAIN$ |      | $+V_{REF}/GAIN$ |      |
| $V_{ID}$    | Differential input voltage for specified performance <sup>(2)</sup> | SD24REFS = 1                                        | SD24GAINx = 1   | ±910 | ±920            | mV   |
|             |                                                                     |                                                     | SD24GAINx = 2   | ±455 | ±460            |      |
|             |                                                                     |                                                     | SD24GAINx = 4   | ±227 | ±230            |      |
|             |                                                                     |                                                     | SD24GAINx = 8   | ±113 | ±115            |      |
|             |                                                                     |                                                     | SD24GAINx = 16  | ±57  | ±58             |      |
|             |                                                                     |                                                     | SD24GAINx = 32  | ±28  | ±29             |      |
|             |                                                                     |                                                     | SD24GAINx = 64  | ±14  | ±14.5           |      |
|             |                                                                     |                                                     | SD24GAINx = 128 | ±7   | ±7.2            |      |
| $C_{REF}$   | VREF load capacitance <sup>(3)</sup>                                | SD24REFS = 1                                        |                 | 100  |                 | nF   |

(1) Modulator clock frequency: MIN = 32.768 kHz – 10% ≈ 30 kHz. MAX = 32.768 kHz × 64 + 10% ≈ 2.3 MHz

(2) The full-scale range (FSR) is defined by  $V_{FS+} = +V_{REF}/GAIN$  and  $V_{FS-} = -V_{REF}/GAIN$ :  $FSR = V_{FS+} - V_{FS-} = 2 \times V_{REF} / GAIN$ . If  $V_{REF}$  is sourced externally, the analog input range should not exceed 80% of  $V_{FS+}$  or  $V_{FS-}$ ; that is,  $V_{ID} = 0.8 V_{FS-}$  to  $0.8 V_{FS+}$ . If  $V_{REF}$  is sourced internally, the given  $V_{ID}$  ranges apply.


(3) There is no capacitance required on VREF. However, a capacitance of 100 nF is recommended to reduce any reference voltage noise.

Table 5-36 lists the analog input characteristics of the SD24\_B.

**Table 5-36. SD24\_B Analog Input <sup>(1)</sup>**

| PARAMETER | TEST CONDITIONS                                    | $V_{CC}$                  | MIN            | TYP | MAX     | UNIT |
|-----------|----------------------------------------------------|---------------------------|----------------|-----|---------|------|
| $C_I$     | Input capacitance                                  |                           |                | 5   |         | pF   |
|           |                                                    |                           |                | 5   |         |      |
|           |                                                    |                           |                | 5   |         |      |
|           |                                                    |                           |                | 5   |         |      |
|           |                                                    |                           |                | 5   |         |      |
|           |                                                    |                           |                | 5   |         |      |
| $Z_I$     | Input impedance<br>(Pin A+ or A- to $AV_{SS}$ )    | $f_{SD24} = 1\text{ MHz}$ | SD24GAINx = 1  | 3 V | 200     | kΩ   |
|           |                                                    |                           | SD24GAINx = 8  | 3 V | 200     |      |
|           |                                                    |                           | SD24GAINx = 32 | 3 V | 200     |      |
| $Z_{ID}$  | Differential input impedance<br>(Pin A+ to pin A-) | $f_{SD24} = 1\text{ MHz}$ | SD24GAINx = 1  | 3 V | 300 400 | kΩ   |
|           |                                                    |                           | SD24GAINx = 8  | 3 V | 400     |      |
|           |                                                    |                           | SD24GAINx = 32 | 3 V | 300 400 |      |

(1) All parameters pertain to each SD24\_B converter.



**Figure 5-18. Input Leakage Current vs Input Voltage (Modulator OFF)**

Table 5-37 lists the supply current of the SD24\_B.

**Table 5-37. SD24\_B Supply Currents**

| PARAMETER                                                                                        | TEST CONDITIONS                             | V <sub>CC</sub> | MIN | TYP | MAX  | UNIT |
|--------------------------------------------------------------------------------------------------|---------------------------------------------|-----------------|-----|-----|------|------|
| I <sub>SD,256</sub><br>Analog plus digital supply current per converter (reference not included) | f <sub>SD24</sub> = 1 MHz,<br>SD24OSR = 256 | SD24GAIN: 1     | 3 V | 600 | 675  | μA   |
|                                                                                                  |                                             | SD24GAIN: 2     | 3 V | 600 | 675  |      |
|                                                                                                  |                                             | SD24GAIN: 4     | 3 V | 600 | 675  |      |
|                                                                                                  |                                             | SD24GAIN: 8     | 3 V | 700 | 750  |      |
|                                                                                                  |                                             | SD24GAIN: 16    | 3 V | 700 | 750  |      |
|                                                                                                  |                                             | SD24GAIN: 32    | 3 V | 775 | 850  |      |
|                                                                                                  |                                             | SD24GAIN: 64    | 3 V | 775 | 850  |      |
|                                                                                                  |                                             | SD24GAIN: 128   | 3 V | 775 | 850  |      |
| I <sub>SD,512</sub><br>Analog plus digital supply current per converter (reference not included) | f <sub>SD24</sub> = 2 MHz,<br>SD24OSR = 512 | SD24GAIN: 1     | 3 V | 750 | 800  | μA   |
|                                                                                                  |                                             | SD24GAIN: 8     | 3 V | 825 | 900  |      |
|                                                                                                  |                                             | SD24GAIN: 32    | 3 V | 900 | 1000 |      |

Table 5-38 lists the performance characteristics of the SD24\_B.

**Table 5-38. SD24\_B Performance**

f<sub>SD24</sub> = 1 MHz, SD24OSRx = 256, SD24REFS = 1

| PARAMETER                                   | TEST CONDITIONS | V <sub>CC</sub> | MIN   | TYP   | MAX  | UNIT     |
|---------------------------------------------|-----------------|-----------------|-------|-------|------|----------|
| INL<br>Integral nonlinearity, end-point fit | SD24GAIN: 1     | 3 V             | –0.01 |       | 0.01 | % of FSR |
|                                             | SD24GAIN: 8     | 3 V             | –0.01 |       | 0.01 |          |
|                                             | SD24GAIN: 32    | 3 V             | –0.01 |       | 0.01 |          |
| G <sub>nom</sub><br>Nominal gain            | SD24GAIN: 1     | 3 V             |       | 1     |      |          |
|                                             | SD24GAIN: 2     | 3 V             |       | 2     |      |          |
|                                             | SD24GAIN: 4     | 3 V             |       | 4     |      |          |
|                                             | SD24GAIN: 8     | 3 V             |       | 8     |      |          |
|                                             | SD24GAIN: 16    | 3 V             |       | 16    |      |          |
|                                             | SD24GAIN: 32    | 3 V             |       | 31.7  |      |          |
|                                             | SD24GAIN: 64    | 3 V             |       | 63.4  |      |          |
|                                             | SD24GAIN: 128   | 3 V             |       | 126.8 |      |          |

**Table 5-38. SD24\_B Performance (continued)** $f_{SD24} = 1 \text{ MHz}$ ,  $SD24OSRx = 256$ ,  $SD24REFS = 1$ 

| PARAMETER                                                                                  | TEST CONDITIONS                                 | V <sub>CC</sub> | MIN  | TYP  | MAX  | UNIT   |
|--------------------------------------------------------------------------------------------|-------------------------------------------------|-----------------|------|------|------|--------|
| E <sub>G</sub> Gain error <sup>(1)</sup>                                                   | SD24GAIN: 1, with external reference (1.2 V)    | 3 V             | –1%  |      | +1%  |        |
|                                                                                            | SD24GAIN: 8, with external reference (1.2 V)    | 3 V             | –2%  |      | +2%  |        |
|                                                                                            | SD24GAIN: 32, with external reference (1.2 V)   | 3 V             | –2%  |      | +2%  |        |
| ΔE <sub>G</sub> /ΔT Gain error temperature coefficient <sup>(2)</sup> , internal reference | SD24GAIN: 1, 8, or 32 (with internal reference) | 3 V             |      |      | 50   | ppm/°C |
| ΔE <sub>G</sub> /ΔV <sub>CC</sub> Gain error vs V <sub>CC</sub> <sup>(3)</sup>             | SD24GAIN: 1                                     |                 |      | 0.15 |      | %V     |
|                                                                                            | SD24GAIN: 8                                     |                 |      | 0.15 |      |        |
|                                                                                            | SD24GAIN: 32                                    |                 |      | 0.4  |      |        |
| E <sub>OS</sub> [V] Offset error <sup>(4)</sup>                                            | SD24GAIN: 1 (with V <sub>diff</sub> = 0 V)      | 3 V             |      |      | 2.3  | mV     |
|                                                                                            | SD24GAIN: 8                                     | 3 V             |      |      | 0.73 |        |
|                                                                                            | SD24GAIN: 32                                    | 3 V             |      |      | 0.18 |        |
| E <sub>OS</sub> [FS] Offset error <sup>(4)</sup>                                           | SD24GAIN: 1 (with V <sub>diff</sub> = 0 V)      | 3 V             | –0.2 |      | 0.2  | % FS   |
|                                                                                            | SD24GAIN: 8                                     | 3 V             | –0.5 |      | 0.5  |        |
|                                                                                            | SD24GAIN: 32                                    | 3 V             | –0.5 |      | 0.5  |        |
| ΔE <sub>OS</sub> /ΔT Offset error temperature coefficient <sup>(5)</sup>                   | SD24GAIN: 1                                     | 3 V             |      | 1    |      | μV/°C  |
|                                                                                            | SD24GAIN: 8                                     | 3 V             |      | 0.15 |      |        |
|                                                                                            | SD24GAIN: 32                                    | 3 V             |      | 0.1  |      |        |
| ΔE <sub>OS</sub> /ΔV <sub>CC</sub> Offset error vs V <sub>CC</sub> <sup>(6)</sup>          | SD24GAIN: 1                                     |                 |      | 600  |      | μV/V   |
|                                                                                            | SD24GAIN: 8                                     |                 |      | 100  |      |        |
|                                                                                            | SD24GAIN: 32                                    |                 |      | 50   |      |        |
| CMRR,DC Common-mode rejection at DC <sup>(7)</sup>                                         | SD24GAIN: 1                                     | 3 V             |      | –110 |      | dB     |
|                                                                                            | SD24GAIN: 8                                     | 3 V             |      | –110 |      |        |
|                                                                                            | SD24GAIN: 32                                    | 3 V             |      | –110 |      |        |

- (1) The gain error E<sub>G</sub> specifies the deviation of the actual gain G<sub>act</sub> from the nominal gain G<sub>nom</sub>:  $E_G = (G_{act} - G_{nom})/G_{nom}$ . It covers process, temperature and supply voltage variations.
- (2) The gain error temperature coefficient ΔE<sub>G</sub> / ΔT specifies the variation of the gain error E<sub>G</sub> over temperature ( $E_G(T) = (G_{act}(T) - G_{nom})/G_{nom}$ ) using the box method (that is, MIN and MAX values):  
 $\Delta E_G / \Delta T = (\text{MAX}(E_G(T)) - \text{MIN}(E_G(T))) / (\text{MAX}(T) - \text{MIN}(T)) = (\text{MAX}(G_{act}(T)) - \text{MIN}(G_{act}(T))) / G_{nom} / (\text{MAX}(T) - \text{MIN}(T))$   
with T ranging from –40°C to +85°C.
- (3) The gain error vs V<sub>CC</sub> coefficient ΔE<sub>G</sub> / ΔV<sub>CC</sub> specifies the variation of the gain error E<sub>G</sub> over supply voltage ( $E_G(V_{CC}) = (G_{act}(V_{CC}) - G_{nom})/G_{nom}$ ) using the box method (that is, MIN and MAX values):  
 $\Delta E_G / \Delta V_{CC} = (\text{MAX}(E_G(V_{CC})) - \text{MIN}(E_G(V_{CC}))) / (\text{MAX}(V_{CC}) - \text{MIN}(V_{CC})) = (\text{MAX}(G_{act}(V_{CC})) - \text{MIN}(G_{act}(V_{CC}))) / G_{nom} / (\text{MAX}(V_{CC}) - \text{MIN}(V_{CC}))$   
with V<sub>CC</sub> ranging from 2.4 V to 3.6 V.
- (4) The offset error E<sub>OS</sub> is measured with shorted inputs in 2s-complement mode with +100% FS = V<sub>REF</sub> / G and –100% FS = –V<sub>REF</sub> / G. Conversion between E<sub>OS</sub> [FS] and E<sub>OS</sub> [V] is as follows: E<sub>OS</sub> [FS] = E<sub>OS</sub> [V] × G/V<sub>REF</sub>; E<sub>OS</sub> [V] = E<sub>OS</sub> [FS] × V<sub>REF</sub>/G.
- (5) The offset error temperature coefficient ΔE<sub>OS</sub> / ΔT specifies the variation of the offset error E<sub>OS</sub> over temperature using the box method (that is, MIN and MAX values):  
 $\Delta E_{OS} / \Delta T = (\text{MAX}(E_{OS}(T)) - \text{MIN}(E_{OS}(T))) / (\text{MAX}(T) - \text{MIN}(T))$   
with T ranging from –40°C to +85°C.
- (6) The offset error vs V<sub>CC</sub> ΔE<sub>OS</sub> / ΔV<sub>CC</sub> specifies the variation of the offset error E<sub>OS</sub> over supply voltage using the box method (that is, MIN and MAX values):  
 $\Delta E_{OS} / \Delta V_{CC} = (\text{MAX}(E_{OS}(V_{CC})) - \text{MIN}(E_{OS}(V_{CC}))) / (\text{MAX}(V_{CC}) - \text{MIN}(V_{CC}))$   
with V<sub>CC</sub> ranging from 2.4 V to 3.6 V.
- (7) The DC CMRR specifies the change in the measured differential input voltage value when the common-mode voltage varies:  
DC CMRR = –20log(Δ<sub>MAX</sub>/FSR) with Δ<sub>MAX</sub> being the difference between the minimum value and the maximum value measured when sweeping the common-mode voltage (for example, calculating with 16-bit FSR = 65536, a maximum change by 1 LSB results in –20log(1/65536) ≈ –96 dB).  
The DC CMRR is measured with both inputs connected to the common-mode voltage (that is, no differential input signal is applied), and the common-mode voltage is swept from –1 V to V<sub>CC</sub>.

**Table 5-38. SD24\_B Performance (continued)**
 $f_{SD24} = 1 \text{ MHz}$ ,  $SD24OSRx = 256$ ,  $SD24REFS = 1$ 

| PARAMETER   |                                                                    | TEST CONDITIONS                                                                                                                                                             | V <sub>CC</sub> | MIN | TYP  | MAX | UNIT |
|-------------|--------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------|-----|------|-----|------|
| CMRR,50Hz   | Common-mode rejection at 50 Hz <sup>(8)</sup>                      | SD24GAIN: 1, $f_{CM} = 50 \text{ Hz}$ , $V_{CM} = 930 \text{ mV}$                                                                                                           | 3 V             |     | –110 |     | dB   |
|             |                                                                    | SD24GAIN: 8, $f_{CM} = 50 \text{ Hz}$ , $V_{CM} = 120 \text{ mV}$                                                                                                           | 3 V             |     | –110 |     |      |
|             |                                                                    | SD24GAIN: 32, $f_{CM} = 50 \text{ Hz}$ , $V_{CM} = 30 \text{ mV}$                                                                                                           | 3 V             |     | –110 |     |      |
| AC PSRR,ext | AC power supply rejection ratio, external reference <sup>(9)</sup> | SD24GAIN: 1,<br>$V_{CC} = 3 \text{ V} + 50 \text{ mV} \times \sin(2\pi \times f_{VCC} \times t)$ ,<br>$f_{VCC} = 50 \text{ Hz}$                                             |                 |     | –61  |     | dB   |
|             |                                                                    | SD24GAIN: 8,<br>$V_{CC} = 3 \text{ V} + 50 \text{ mV} \times \sin(2\pi \times f_{VCC} \times t)$ ,<br>$f_{VCC} = 50 \text{ Hz}$                                             |                 |     | –77  |     |      |
|             |                                                                    | SD24GAIN: 32,<br>$V_{CC} = 3 \text{ V} + 50 \text{ mV} \times \sin(2\pi \times f_{VCC} \times t)$ ,<br>$f_{VCC} = 50 \text{ Hz}$                                            |                 |     | –79  |     |      |
| AC PSRR,int | AC power supply rejection ratio, internal reference <sup>(9)</sup> | SD24GAIN: 1,<br>$V_{CC} = 3 \text{ V} + 50 \text{ mV} \times \sin(2\pi \times f_{VCC} \times t)$ ,<br>$f_{VCC} = 50 \text{ Hz}$                                             |                 |     | –61  |     | dB   |
|             |                                                                    | SD24GAIN: 8,<br>$V_{CC} = 3 \text{ V} + 50 \text{ mV} \times \sin(2\pi \times f_{VCC} \times t)$ ,<br>$f_{VCC} = 50 \text{ Hz}$                                             |                 |     | –77  |     |      |
|             |                                                                    | SD24GAIN: 32,<br>$V_{CC} = 3 \text{ V} + 50 \text{ mV} \times \sin(2\pi \times f_{VCC} \times t)$ ,<br>$f_{VCC} = 50 \text{ Hz}$                                            |                 |     | –79  |     |      |
| XT          | Crosstalk between converters <sup>(10)</sup>                       | Crosstalk source: SD24GAIN: 1,<br>Sine wave with maximum possible V <sub>pp</sub> ,<br>$f_{IN} = 50 \text{ Hz}$ or $100 \text{ Hz}$ ,<br>Converter under test: SD24GAIN: 1  | 3 V             |     | –120 |     | dB   |
|             |                                                                    | Crosstalk source: SD24GAIN: 1,<br>Sine wave with maximum possible V <sub>pp</sub> ,<br>$f_{IN} = 50 \text{ Hz}$ or $100 \text{ Hz}$ ,<br>Converter under test: SD24GAIN: 8  | 3 V             |     | –115 |     |      |
|             |                                                                    | Crosstalk source: SD24GAIN: 1,<br>Sine wave with maximum possible V <sub>pp</sub> ,<br>$f_{IN} = 50 \text{ Hz}$ or $100 \text{ Hz}$ ,<br>Converter under test: SD24GAIN: 32 | 3 V             |     | –100 |     |      |

- (8) The AC CMRR is the difference between a hypothetical signal with the amplitude and frequency of the applied common-mode ripple applied to the inputs of the ADC and the actual common-mode signal spur visible in the FFT spectrum:  
AC CMRR = Error Spur [dBFS] –  $20\log(V_{CM} / 1.2 \text{ V} / G)$  [dBFS] with a common-mode signal of  $V_{CM} \times \sin(2\pi \times f_{CM} \times t)$  applied to the analog inputs.  
The AC CMRR is measured with the both inputs connected to the common-mode signal (that is, no differential input signal is applied).  
With the specified typical values the error spur is within the noise floor (as specified by the SINAD values).
- (9) The AC PSRR is the difference between a hypothetical signal with the amplitude and frequency of the applied supply voltage ripple applied to the inputs of the ADC and the actual supply ripple spur visible in the FFT spectrum:  
AC PSRR = Error Spur [dBFS] –  $20\log(50 \text{ mV} / 1.2 \text{ V} / G)$  [dBFS] with a signal of  $50 \text{ mV} \times \sin(2\pi \times f_{VCC} \times t)$  added to  $V_{CC}$ .  
The AC PSRR is measured with the inputs grounded (that is, no analog input signal is applied).  
With the specified typical values the error spur is within the noise floor (as specified by the SINAD values).  
SD24GAIN: 1 → Hypothetical signal:  $20\log(50 \text{ mV} / 1.2 \text{ V} / 1) = -27.6 \text{ dBFS}$   
SD24GAIN: 8 → Hypothetical signal:  $20\log(50 \text{ mV} / 1.2 \text{ V} / 8) = -9.5 \text{ dBFS}$   
SD24GAIN: 32 → Hypothetical signal:  $20\log(50 \text{ mV} / 1.2 \text{ V} / 32) = 2.5 \text{ dBFS}$
- (10) The crosstalk (XT) is specified as the tone level of the signal applied to the crosstalk source seen in the spectrum of the converter under test. It is measured with the inputs of the converter under test being grounded.

Table 5-39 lists the AC performance characteristics of the SD24\_B.

**Table 5-39. SD24\_B AC Performance**

$f_{SD24} = 1 \text{ MHz}$ ,  $SD24OSRx = 256$ ,  $SD24REFS = 1$

| PARAMETER                                   | TEST CONDITIONS | $V_{CC}$                       | MIN | TYP | MAX | UNIT |
|---------------------------------------------|-----------------|--------------------------------|-----|-----|-----|------|
| SINAD    Signal-to-noise + distortion ratio | SD24GAIN: 1     | $f_{IN} = 50 \text{ Hz}^{(1)}$ | 3 V | 85  | 87  | dB   |
|                                             | SD24GAIN: 2     |                                | 3 V | 86  |     |      |
|                                             | SD24GAIN: 4     |                                | 3 V | 85  |     |      |
|                                             | SD24GAIN: 8     |                                | 3 V | 82  | 84  |      |
|                                             | SD24GAIN: 16    |                                | 3 V | 80  |     |      |
|                                             | SD24GAIN: 32    |                                | 3 V | 73  | 74  |      |
|                                             | SD24GAIN: 64    |                                | 3 V | 68  |     |      |
|                                             | SD24GAIN: 128   |                                | 3 V | 62  |     |      |
| THD    Total harmonic distortion            | SD24GAIN: 1     | $f_{IN} = 50 \text{ Hz}^{(1)}$ | 3 V | 100 |     | dB   |
|                                             | SD24GAIN: 8     |                                | 3 V | 90  |     |      |
|                                             | SD24GAIN: 32    |                                | 3 V | 80  |     |      |

(1) The following voltages were applied to the SD24\_B inputs:

$$V_{I,A+}(t) = 0 \text{ V} + V_{PP} / 2 \times \sin(2\pi \times f_{IN} \times t)$$

$$V_{I,A-}(t) = 0 \text{ V} - V_{PP} / 2 \times \sin(2\pi \times f_{IN} \times t)$$

resulting in a differential voltage of  $V_{ID} = V_{I,A+}(t) - V_{I,A-}(t) = V_{PP} \times \sin(2\pi \times f_{IN} \times t)$  with  $V_{PP}$  being selected as the maximum value allowed for a given range (according to SD24\_B recommended operating conditions).

Table 5-40 lists the AC performance characteristics of the SD24\_B.

**Table 5-40. SD24\_B AC Performance**

$f_{SD24} = 2 \text{ MHz}$ ,  $SD24OSRx = 512$ ,  $SD24REFS = 1$

| PARAMETER                                   | TEST CONDITIONS | $V_{CC}$                       | MIN | TYP | MAX | UNIT |
|---------------------------------------------|-----------------|--------------------------------|-----|-----|-----|------|
| SINAD    Signal-to-noise + distortion ratio | SD24GAIN: 1     | $f_{IN} = 50 \text{ Hz}^{(1)}$ | 3 V | 87  |     | dB   |
|                                             | SD24GAIN: 2     |                                | 3 V | 86  |     |      |
|                                             | SD24GAIN: 4     |                                | 3 V | 85  |     |      |
|                                             | SD24GAIN: 8     |                                | 3 V | 84  |     |      |
|                                             | SD24GAIN: 16    |                                | 3 V | 81  |     |      |
|                                             | SD24GAIN: 32    |                                | 3 V | 76  |     |      |
|                                             | SD24GAIN: 64    |                                | 3 V | 71  |     |      |
|                                             | SD24GAIN: 128   |                                | 3 V | 65  |     |      |

(1) The following voltages were applied to the SD24\_B inputs:

$$V_{I,A+}(t) = 0 \text{ V} + V_{PP} / 2 \times \sin(2\pi \times f_{IN} \times t)$$

$$V_{I,A-}(t) = 0 \text{ V} - V_{PP} / 2 \times \sin(2\pi \times f_{IN} \times t)$$

resulting in a differential voltage of  $V_{ID} = V_{I,A+}(t) - V_{I,A-}(t) = V_{PP} \times \sin(2\pi \times f_{IN} \times t)$  with  $V_{PP}$  being selected as the maximum value allowed for a given range (according to SD24\_B recommended operating conditions).

Table 5-41 lists the AC performance characteristics of the SD24\_B.

**Table 5-41. SD24\_B AC Performance**

$f_{SD24} = 32$  kHz, SD24OSRx = 512, SD24REFS = 1


| PARAMETER                                | TEST CONDITIONS | V <sub>CC</sub>                 | MIN | TYP | MAX | UNIT |
|------------------------------------------|-----------------|---------------------------------|-----|-----|-----|------|
| SINAD Signal-to-noise + distortion ratio | SD24GAIN: 1     | $f_{IN} = 12$ Hz <sup>(1)</sup> | 3 V | 89  |     | dB   |
|                                          | SD24GAIN: 2     |                                 |     | 85  |     |      |
|                                          | SD24GAIN: 4     |                                 |     | 84  |     |      |
|                                          | SD24GAIN: 8     |                                 |     | 86  |     |      |
|                                          | SD24GAIN: 16    |                                 |     | 80  |     |      |
|                                          | SD24GAIN: 32    |                                 |     | 76  |     |      |
|                                          | SD24GAIN: 64    |                                 |     | 67  |     |      |
|                                          | SD24GAIN: 128   |                                 |     | 61  |     |      |

(1) The following voltages were applied to the SD24\_B inputs:

$$V_{I,A+}(t) = 0 \text{ V} + V_{PP} / 2 \times \sin(2\pi \times f_{IN} \times t)$$

$$V_{I,A-}(t) = 0 \text{ V} - V_{PP} / 2 \times \sin(2\pi \times f_{IN} \times t)$$

resulting in a differential voltage of  $V_{ID} = V_{I,A+}(t) - V_{I,A-}(t) = V_{PP} \times \sin(2\pi \times f_{IN} \times t)$  with  $V_{PP}$  being selected as the maximum value allowed for a given range (according to SD24\_B recommended operating conditions).



**Figure 5-19. SINAD vs OSR**  
( $f_{SD24} = 1$  MHz, SD24REFS = 1, SD24GAIN = 1)




Figure 5-20. SINAD vs  $V_{pp}$

Table 5-42 lists the external reference input requirements of the SD24\_B.

Table 5-42. SD24\_B External Reference Input

ensure correct input voltage range according to  $V_{REF}$

| PARAMETER    |               | TEST CONDITIONS | $V_{CC}$ | MIN | TYP  | MAX | UNIT |
|--------------|---------------|-----------------|----------|-----|------|-----|------|
| $V_{REF(I)}$ | Input voltage | SD24REFS = 0    | 3 V      | 1.0 | 1.20 | 1.5 | V    |
| $I_{REF(I)}$ | Input current | SD24REFS = 0    | 3 V      |     |      | 50  | nA   |

## 5.8.9 ADC10\_A

Table 5-43 lists the power supply and input range conditions of the ADC10\_A.

**Table 5-43. 10-Bit ADC, Power Supply and Input Range Conditions**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|                      |                                                                                   |                                                                                                                                                                             | V <sub>CC</sub> | MIN | TYP | MAX              | UNIT |
|----------------------|-----------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------|-----|-----|------------------|------|
| AV <sub>CC</sub>     | Analog supply voltage                                                             | AV <sub>CC</sub> and DV <sub>CC</sub> are connected together, AV <sub>SS</sub> and DV <sub>SS</sub> are connected together, V <sub>(AVSS)</sub> = V <sub>(DVSS)</sub> = 0 V |                 | 1.8 |     | 3.6              | V    |
| V <sub>(Ax)</sub>    | Analog input voltage range <sup>(1)</sup>                                         | All ADC10_A pins                                                                                                                                                            |                 | 0   |     | AV <sub>CC</sub> | V    |
| I <sub>ADC10_A</sub> | Operating supply current into AVCC terminal, REF module and reference buffer off  | f <sub>ADC10CLK</sub> = 5 MHz, ADC10ON = 1, REFON = 0, SHT0 = 0, SHT1 = 0, ADC10DIV = 0, ADC10SREF = 00                                                                     | 2.2 V           |     | 70  | 105              | μA   |
|                      |                                                                                   |                                                                                                                                                                             | 3 V             |     | 80  | 115              |      |
|                      | Operating supply current into AVCC terminal, REF module on, reference buffer on   | f <sub>ADC10CLK</sub> = 5 MHz, ADC10ON = 1, REFON = 1, SHT0 = 0, SHT1 = 0, ADC10DIV = 0, ADC10SREF = 01                                                                     | 3 V             |     | 130 | 185              |      |
|                      | Operating supply current into AVCC terminal, REF module off, reference buffer on  | f <sub>ADC10CLK</sub> = 5 MHz, ADC10ON = 1, REFON = 0, SHT0 = 0, SHT1 = 0, ADC10DIV = 0, ADC10SREF = 10, VREF = 2.5 V                                                       | 3 V             |     | 108 | 160              |      |
|                      | Operating supply current into AVCC terminal, REF module off, reference buffer off | f <sub>ADC10CLK</sub> = 5 MHz, ADC10ON = 1, REFON = 0, SHT0 = 0, SHT1 = 0, ADC10DIV = 0, ADC10SREF = 11, VREF = 2.5 V                                                       | 3 V             |     | 74  | 105              |      |
| C <sub>i</sub>       | Input capacitance                                                                 | Only one terminal Ax can be selected at one time from the pad to the ADC10_A capacitor array including wiring and pad.                                                      | 2.2 V           |     | 3.5 |                  | pF   |
| R <sub>i</sub>       | Input MUX ON resistance                                                           | AV <sub>CC</sub> > 2 V, 0 V ≤ V <sub>Ax</sub> ≤ AV <sub>CC</sub>                                                                                                            |                 |     |     | 36               | kΩ   |
|                      |                                                                                   | 1.8 V < AV <sub>CC</sub> < 2 V, 0 V ≤ V <sub>Ax</sub> ≤ AV <sub>CC</sub>                                                                                                    |                 |     |     | 96               |      |

- (1) The analog input voltage range must be within the selected reference voltage range V<sub>R+</sub> to V<sub>R-</sub> for valid conversion results. The external reference voltage requires decoupling capacitors. Two decoupling capacitors, 10 μF and 100 nF, should be connected to VREF to decouple the dynamic current required for an external reference source if it is used for the ADC10\_A. Also see the [MSP430x6xx Family User's Guide](#).

Table 5-44 lists the timing parameters of the ADC10\_A.

**Table 5-44. 10-Bit ADC, Timing Parameters**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER             |                                            | TEST CONDITIONS                                                                                           | V <sub>CC</sub> | MIN  | TYP                               | MAX | UNIT |
|-----------------------|--------------------------------------------|-----------------------------------------------------------------------------------------------------------|-----------------|------|-----------------------------------|-----|------|
| f <sub>ADC10CLK</sub> |                                            | For specified performance of ADC10_A linearity parameters                                                 | 2.2 V, 3 V      | 0.45 | 5                                 | 5.5 | MHz  |
| f <sub>ADC10OSC</sub> | Internal ADC10_A oscillator <sup>(1)</sup> | ADC10DIV = 0, f <sub>ADC10CLK</sub> = f <sub>ADC10OSC</sub>                                               | 2.2 V, 3 V      | 4.4  | 5.0                               | 5.6 | MHz  |
| t <sub>CONVERT</sub>  | Conversion time                            | REFON = 0, Internal oscillator, 12 ADC10CLK cycles, 10-bit mode<br>f <sub>ADC10OSC</sub> = 4 MHz to 5 MHz | 2.2 V, 3 V      | 2.4  |                                   | 3.0 | μs   |
|                       |                                            | External f <sub>ADC10CLK</sub> from ACLK, MCLK or SMCLK, ADC10SSEL ≠ 0                                    |                 |      | 12 ×<br>1 / f <sub>ADC10CLK</sub> |     |      |
| t <sub>ADC10ON</sub>  | Turnon settling time of the ADC            | See <sup>(2)</sup>                                                                                        |                 |      |                                   | 100 | ns   |
| t <sub>sample</sub>   | Sampling time                              | R <sub>S</sub> = 1000 Ω, R <sub>I</sub> = 96 kΩ, C <sub>I</sub> = 3.5 pF <sup>(3)</sup>                   | 1.8 V           | 3    |                                   |     | μs   |
|                       |                                            | R <sub>S</sub> = 1000 Ω, R <sub>I</sub> = 36 kΩ, C <sub>I</sub> = 3.5 pF <sup>(3)</sup>                   | 3 V             | 1    |                                   |     |      |

- (1) The ADC10OSC is sourced directly from MODOSC inside the UCS.  
(2) The condition is that the error in a conversion started after t<sub>ADC10ON</sub> is less than ±0.5 LSB. The reference and input signal are already settled.  
(3) Approximately eight Tau (t) are needed to get an error of less than ±0.5 LSB

**Table 5-45. 10-Bit ADC, Linearity Parameters**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER      |                              | TEST CONDITIONS                                                                                                                      | V <sub>CC</sub> | MIN | TYP  | MAX  | UNIT |
|----------------|------------------------------|--------------------------------------------------------------------------------------------------------------------------------------|-----------------|-----|------|------|------|
| E <sub>I</sub> | Integral linearity error     | 1.4 V ≤ (V <sub>eREF+</sub> – V <sub>eREF–</sub> ) ≤ 1.6 V, C <sub>VeREF+</sub> = 20 pF                                              | 2.2 V, 3 V      |     |      | ±1.0 | LSB  |
|                |                              | 1.6 V < (V <sub>eREF+</sub> – V <sub>eREF–</sub> ) ≤ V <sub>AVCC</sub> , C <sub>VeREF+</sub> = 20 pF                                 |                 |     |      | ±1.0 |      |
| E <sub>D</sub> | Differential linearity error | 1.4 V ≤ (V <sub>eREF+</sub> – V <sub>eREF–</sub> ), C <sub>VeREF+</sub> = 20 pF                                                      | 2.2 V, 3 V      |     |      | ±1.0 | LSB  |
| E <sub>O</sub> | Offset error                 | 1.4 V ≤ (V <sub>eREF+</sub> – V <sub>eREF–</sub> ), C <sub>VeREF+</sub> = 20 pF, Internal impedance of source R <sub>S</sub> < 100 Ω | 2.2 V, 3 V      |     |      | ±1.0 | LSB  |
| E <sub>G</sub> | Gain error                   | 1.4 V ≤ (V <sub>eREF+</sub> – V <sub>eREF–</sub> ), C <sub>VeREF+</sub> = 20 pF, ADC10SREFx = 11b                                    | 2.2 V, 3 V      |     |      | ±1.0 | LSB  |
| E <sub>T</sub> | Total unadjusted error       | 1.4 V ≤ (V <sub>eREF+</sub> – V <sub>eREF–</sub> ), C <sub>VeREF+</sub> = 20 pF, ADC10SREFx = 11b                                    | 2.2 V, 3 V      |     | ±1.0 | ±2.0 | LSB  |

Table 5-46 lists the external reference requirements of the ADC10\_A.

**Table 5-46. 10-Bit ADC, External Reference**over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)</sup>

| PARAMETER                                    |                                               | TEST CONDITIONS                                                                                                                                         | V <sub>CC</sub> | MIN | TYP  | MAX              | UNIT |
|----------------------------------------------|-----------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------|-----|------|------------------|------|
| V <sub>eREF+</sub>                           | Positive external reference voltage input     | V <sub>eREF+</sub> > V <sub>eREF–</sub> <sup>(2)</sup>                                                                                                  |                 | 1.4 |      | AV <sub>CC</sub> | V    |
| V <sub>eREF–</sub>                           | Negative external reference voltage input     | V <sub>eREF+</sub> > V <sub>eREF–</sub> <sup>(3)</sup>                                                                                                  |                 | 0   |      | 1.2              | V    |
| (V <sub>eREF+</sub> – V <sub>eREF–</sub> )   | Differential external reference voltage input | V <sub>eREF+</sub> > V <sub>eREF–</sub> <sup>(4)</sup>                                                                                                  |                 | 1.4 |      | AV <sub>CC</sub> | V    |
| I <sub>VeREF+</sub> ,<br>I <sub>VeREF–</sub> | Static input current                          | 1.4 V ≤ V <sub>eREF+</sub> ≤ V <sub>AVCC</sub> , V <sub>eREF–</sub> = 0 V, f <sub>ADC10CLK</sub> = 5 MHz, ADC10SHTx = 0x0001, Conversion rate 200 ksp/s | 2.2 V, 3 V      |     | ±8.5 | ±26              | μA   |
|                                              |                                               | 1.4 V ≤ V <sub>eREF+</sub> ≤ V <sub>AVCC</sub> , V <sub>eREF–</sub> = 0 V, f <sub>ADC10CLK</sub> = 5 MHz, ADC10SHTx = 0x1000, Conversion rate 20 ksp/s  | 2.2 V, 3 V      |     |      | ±1               | μA   |
| C <sub>VeREF+/-</sub>                        | Capacitance at VeREF+ or VeREF– terminal      | See <sup>(5)</sup>                                                                                                                                      |                 | 10  |      |                  | μF   |

- (1) The external reference is used during ADC conversion to charge and discharge the capacitance array. The input capacitance, C<sub>i</sub>, is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 10-bit accuracy.
- (2) The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.
- (3) The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.
- (4) The accuracy limits minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.
- (5) Two decoupling capacitors, 10 μF and 100 nF, should be connected to VeREF to decouple the dynamic current required for an external reference source if it is used for the ADC10\_A. Also see the [MSP430x5xx and MSP430x6xx Family User's Guide](#).

## 5.8.10 REF

Table 5-47 lists the characteristics of the REF.

**Table 5-47. REF, Built-In Reference**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                   |                                                                        | TEST CONDITIONS                                                                                                                                                 | V <sub>CC</sub> | MIN   | TYP   | MAX   | UNIT   |
|-----------------------------|------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------|-------|-------|-------|--------|
| V <sub>REF+</sub>           | Positive built-in reference voltage                                    | REFVSEL = {2} for 2.5 V, REFON = 1                                                                                                                              | 3 V             | 2.47  | 2.51  | 2.55  | V      |
|                             |                                                                        | REFVSEL = {1} for 2.0 V, REFON = 1                                                                                                                              | 3 V             | 1.95  | 1.99  | 2.03  |        |
|                             |                                                                        | REFVSEL = {0} for 1.5 V, REFON = 1                                                                                                                              | 2.2 V, 3 V      | 1.46  | 1.50  | 1.54  |        |
| AV <sub>CC(min)</sub>       | AV <sub>CC</sub> minimum voltage, Positive built-in reference active   | REFVSEL = {0} for 1.5 V                                                                                                                                         |                 | 1.8   |       |       | V      |
|                             |                                                                        | REFVSEL = {1} for 2.0 V                                                                                                                                         |                 | 2.2   |       |       |        |
|                             |                                                                        | REFVSEL = {2} for 2.5 V                                                                                                                                         |                 | 2.7   |       |       |        |
| I <sub>REF+</sub>           | Operating supply current into AV <sub>CC</sub> terminal <sup>(1)</sup> | f <sub>ADC10CLK</sub> = 5 MHz, REFON = 1, REFBURST = 0, REFVSEL = {2} for 2.5 V                                                                                 | 3 V             |       | 23    | 30    | μA     |
|                             |                                                                        | f <sub>ADC10CLK</sub> = 5 MHz, REFON = 1, REFBURST = 0, REFVSEL = {1} for 2.0 V                                                                                 | 3 V             |       | 21    | 27    |        |
|                             |                                                                        | f <sub>ADC10CLK</sub> = 5 MHz, REFON = 1, REFBURST = 0, REFVSEL = {0} for 1.5 V                                                                                 | 3 V             |       | 19    | 25    |        |
| TC <sub>REF+</sub>          | Temperature coefficient of built-in reference <sup>(2)</sup>           | REFVSEL = {0, 1, 2}, REFON = 1                                                                                                                                  |                 |       | 10    | 50    | ppm/°C |
| I <sub>SENSOR</sub>         | Operating supply current into AV <sub>CC</sub> terminal                | REFON = 1, ADC10ON = 1, INCH = 0Ah, T <sub>A</sub> = 30°C                                                                                                       | 2.2 V           |       | 145   | 220   | μA     |
|                             |                                                                        |                                                                                                                                                                 | 3 V             |       | 170   | 245   |        |
| V <sub>SENSOR</sub>         | See <sup>(3)</sup>                                                     | REFON = 1, ADC10ON = 1, INCH = 0Ah, T <sub>A</sub> = 30°C                                                                                                       | 2.2 V           |       | 780   |       | mV     |
|                             |                                                                        |                                                                                                                                                                 | 3 V             |       | 780   |       |        |
| V <sub>MID</sub>            | AV <sub>CC</sub> divider at channel 11                                 | ADC10ON = 1, INCH = 0Bh, V <sub>MID</sub> is ~0.5 × V <sub>AVCC</sub>                                                                                           | 2.2 V           | 1.08  | 1.1   | 1.12  | V      |
|                             |                                                                        |                                                                                                                                                                 | 3 V             | 1.48  | 1.5   | 1.52  |        |
| t <sub>SENSOR(sample)</sub> | Sample time required if channel 10 is selected <sup>(4)</sup>          | REFON = 1, ADC10ON = 1, INCH = 0Ah, Error of conversion result ≤ 1 LSB                                                                                          |                 | 30    |       |       | μs     |
| t <sub>VMID(sample)</sub>   | Sample time required if channel 11 is selected <sup>(5)</sup>          | ADC10ON = 1, INCH = 0Bh, Error of conversion result ≤ 1 LSB                                                                                                     |                 | 1     |       |       | μs     |
| PSRR <sub>DC</sub>          | Power supply rejection ratio (DC)                                      | AV <sub>CC</sub> = AV <sub>CC (min)</sub> to AV <sub>CC(max)</sub> , T <sub>A</sub> = 25°C, REFVSEL = {0, 1, 2}, REFON = 1                                      |                 |       | 120   | 300   | μV/V   |
| PSRR <sub>AC</sub>          | Power supply rejection ratio (AC)                                      | AV <sub>CC</sub> = AV <sub>CC (min)</sub> to AV <sub>CC(max)</sub> , T <sub>A</sub> = 25°C, f = 1 kHz, ΔV <sub>pp</sub> = 100 mV REFVSEL = {0, 1, 2}, REFON = 1 |                 |       | 1     |       | mV/V   |
| t <sub>SETTLE</sub>         | Settling time of reference voltage <sup>(6)</sup>                      | AV <sub>CC</sub> = AV <sub>CC (min)</sub> to AV <sub>CC(max)</sub> , REFVSEL = {0, 1, 2}, REFON = 0→1                                                           |                 |       | 75    |       | μs     |
| V <sub>SD24REF</sub>        | SD24_B internal reference voltage                                      | SD24REFS = 1                                                                                                                                                    | 3 V             | 1.137 | 1.151 | 1.165 | V      |
| t <sub>ON</sub>             | SD24_B internal reference turnon time <sup>(7)</sup>                   | SD24REFS = 0→1, C <sub>REF</sub> = 100 nF                                                                                                                       | 3 V             |       | 200   |       | μs     |

- (1) The internal reference current is supplied through the AV<sub>CC</sub> terminal. Consumption is independent of the ADC10ON control bit, unless a conversion is active. The REFON bit enables to settle the built-in reference before starting an A/D conversion.
- (2) Calculated using the box method: (MAX(–40°C to 85°C) – MIN(–40°C to 85°C)) / MIN(–40°C to 85°C)/(85°C – (–40°C)).
- (3) The temperature sensor offset can be significant. TI recommends a single-point calibration to minimize the offset error of the built-in temperature sensor.
- (4) The typical equivalent impedance of the sensor is 51 kΩ. The sample time required includes the sensor-on time t<sub>SENSOR(on)</sub>.
- (5) The on-time t<sub>VMID(on)</sub> is included in the sampling time t<sub>VMID(sample)</sub>; no additional on time is needed.
- (6) The condition is that the error in a conversion started after t<sub>REFON</sub> is ≤ 1 LSB.
- (7) The condition is that SD24\_B conversion started after t<sub>ON</sub> should guarantee specified SINAD values for the selected Gain, OSR and f<sub>SD24</sub>.

## 5.8.11 Flash Memory

Table 5-48 lists the characteristics of the flash memory.

**Table 5-48. Flash Memory**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                               |                                                                                                  | T <sub>J</sub> | MIN             | TYP             | MAX | UNIT   |
|-----------------------------------------|--------------------------------------------------------------------------------------------------|----------------|-----------------|-----------------|-----|--------|
| DV <sub>CC(PGM/ERASE)</sub>             | Program and erase supply voltage                                                                 |                | 1.8             |                 | 3.6 | V      |
| I <sub>PGM</sub>                        | Average supply current from DVCC during program                                                  |                |                 | 3               | 5   | mA     |
| I <sub>ERASE</sub>                      | Average supply current from DVCC during erase                                                    |                |                 | 6               | 11  | mA     |
| I <sub>MERASE</sub> , I <sub>BANK</sub> | Average supply current from DVCC during mass erase or bank erase                                 |                |                 | 6               | 11  | mA     |
| t <sub>CPT</sub>                        | Cumulative program time <sup>(1)</sup>                                                           |                |                 |                 | 16  | ms     |
|                                         | Program and erase endurance                                                                      |                | 10 <sup>4</sup> | 10 <sup>5</sup> |     | cycles |
| t <sub>Retention</sub>                  | Data retention duration                                                                          | 25°C           | 100             |                 |     | years  |
| t <sub>Word</sub>                       | Word or byte program time <sup>(2)</sup>                                                         |                | 64              |                 | 85  | μs     |
| t <sub>Block, 0</sub>                   | Block program time for first byte or word <sup>(2)</sup>                                         |                | 49              |                 | 65  | μs     |
| t <sub>Block, 1–(N–1)</sub>             | Block program time for each additional byte or word, except for last byte or word <sup>(2)</sup> |                | 37              |                 | 49  | μs     |
| t <sub>Block, N</sub>                   | Block program time for last byte or word <sup>(2)</sup>                                          |                | 55              |                 | 73  | μs     |
| t <sub>Erase</sub>                      | Erase time for segment erase, mass erase, and bank erase when available <sup>(2)</sup>           |                | 23              |                 | 32  | ms     |
| f <sub>MCLK,MGR</sub>                   | MCLK frequency in marginal read mode (FCTL4.MGR0 = 1 or FCTL4.MGR1 = 1)                          |                | 0               |                 | 1   | MHz    |

(1) The cumulative program time must not be exceeded when writing to a 128-byte flash block. This parameter applies to all programming methods: individual word- or byte-write and block-write modes.

(2) These values are hardwired into the state machine of the flash controller.

## 5.8.12 Emulation and Debug

Table 5-49 lists the characteristics of the JTAG and Spy-Bi-Wire interface.

**Table 5-49. JTAG and Spy-Bi-Wire Interface**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER             |                                                                                      | V <sub>CC</sub> | MIN   | TYP | MAX | UNIT |
|-----------------------|--------------------------------------------------------------------------------------|-----------------|-------|-----|-----|------|
| f <sub>SBW</sub>      | Spy-Bi-Wire input frequency                                                          | 2.2 V, 3 V      | 0     |     | 20  | MHz  |
| t <sub>SBW,Low</sub>  | Spy-Bi-Wire low clock pulse duration                                                 | 2.2 V, 3 V      | 0.025 |     | 15  | μs   |
| t <sub>SBW,En</sub>   | Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge) <sup>(1)</sup> | 2.2 V, 3 V      |       |     | 1   | μs   |
| t <sub>SBW,Rst</sub>  | Spy-Bi-Wire return to normal operation time                                          |                 | 15    |     | 100 | μs   |
| f <sub>TCK</sub>      | TCK input frequency for 4-wire JTAG <sup>(2)</sup>                                   | 2.2 V           | 0     |     | 5   | MHz  |
|                       |                                                                                      | 3 V             | 0     |     | 10  |      |
| R <sub>Internal</sub> | Internal pulldown resistance on TEST                                                 | 2.2 V, 3 V      | 45    | 60  | 80  | kΩ   |

(1) Tools that access the Spy-Bi-Wire interface must wait for the minimum t<sub>SBW,En</sub> time after pulling the TEST/SBWTCK pin high before applying the first SBWTCK clock edge.


(2) f<sub>TCK</sub> may be restricted to meet the timing requirements of the module selected.

## 6 Detailed Description

### 6.1 Overview


The TI MSP430F676x1 polyphase metering SoCs are powerful highly integrated solutions for revenue meters that offer accuracy and low system cost with few external components. The F676x1 uses the low-power MSP430 CPU with a 32-bit multiplier to perform all energy calculations, metering applications such as tariff rate management, and communications with AMR or AMI modules. The F676x1 features TI's 24-bit sigma-delta converter technology, which provides better than 0.5% accuracy. Family members include up to 128KB of flash and 8KB of RAM and an LCD controller with support for up to 320 segments.

## 6.2 Functional Block Diagrams



Copyright © 2016, Texas Instruments Incorporated

6-1. Functional Block Diagram – PZ Package



Copyright © 2016, Texas Instruments Incorporated

6-2. Functional Block Diagram – PN Package

### 6.3 CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock. Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator, respectively. The remaining registers are general-purpose registers (see [Figure 6-3](#)).

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

|                          |           |
|--------------------------|-----------|
| Program Counter          | PC/R0     |
| Stack Pointer            | SP/R1     |
| Status Register          | SR/CG1/R2 |
| Constant Generator       | CG2/R3    |
| General-Purpose Register | R4        |
| General-Purpose Register | R5        |
| General-Purpose Register | R6        |
| General-Purpose Register | R7        |
| General-Purpose Register | R8        |
| General-Purpose Register | R9        |
| General-Purpose Register | R10       |
| General-Purpose Register | R11       |
| General-Purpose Register | R12       |
| General-Purpose Register | R13       |
| General-Purpose Register | R14       |
| General-Purpose Register | R15       |

**Figure 6-3. CPU Registers**

## 6.4 Instruction Set

The instruction set consists of the original 51 instructions with three formats and seven address modes and additional instructions for the expanded address range. Each instruction can operate on word and byte data. 表 6-1 lists examples of the three types of instruction formats. 表 6-2 lists the address modes.

表 6-1. Instruction Word Formats

| INSTRUCTION WORD FORMAT               | EXAMPLE   | OPERATION                                 |
|---------------------------------------|-----------|-------------------------------------------|
| Dual operands, source and destination | ADD R4,R5 | $R4 + R5 \rightarrow R5$                  |
| Single operands, destination only     | CALL R8   | $PC \rightarrow (TOS), R8 \rightarrow PC$ |
| Relative jump, un/conditional         | JNE       | Jump-on-equal bit = 0                     |

表 6-2. Address Mode Descriptions

| ADDRESS MODE           | S <sup>(1)</sup> | D <sup>(1)</sup> | SYNTAX             | EXAMPLE          | OPERATION                                             |
|------------------------|------------------|------------------|--------------------|------------------|-------------------------------------------------------|
| Register               | ✓                | ✓                | MOV Rs,Rd          | MOV R10,R11      | $R10 \rightarrow R11$                                 |
| Indexed                | ✓                | ✓                | MOV X(Rn),Y(Rm)    | MOV 2(R5),6(R6)  | $M(2+R5) \rightarrow M(6+R6)$                         |
| Symbolic (PC relative) | ✓                | ✓                | MOV EDE,TONI       |                  | $M(EDE) \rightarrow M(TONI)$                          |
| Absolute               | ✓                | ✓                | MOV & MEM, & TCDAT |                  | $M(MEM) \rightarrow M(TCDAT)$                         |
| Indirect               | ✓                |                  | MOV @Rn,Y(Rm)      | MOV @R10,Tab(R6) | $M(R10) \rightarrow M(Tab+R6)$                        |
| Indirect autoincrement | ✓                |                  | MOV @Rn+,Rm        | MOV @R10+,R11    | $M(R10) \rightarrow R11$<br>$R10 + 2 \rightarrow R10$ |
| Immediate              | ✓                |                  | MOV #X,TONI        | MOV #45,TONI     | $\#45 \rightarrow M(TONI)$                            |

(1) S = source, D = destination

## 6.5 Operating Modes

These microcontrollers have one active mode and seven software-selectable low-power modes of operation. An interrupt event can wake up the device from any of the low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

Software can configure the following operating modes:

- Active mode (AM)
  - All clocks are active
- Low-power mode 0 (LPM0)
  - CPU is disabled
  - ACLK and SMCLK remain active, MCLK is disabled
  - FLL loop control remains active
- Low-power mode 1 (LPM1)
  - CPU is disabled
  - FLL loop control is disabled
  - ACLK and SMCLK remain active, MCLK is disabled
- Low-power mode 2 (LPM2)
  - CPU is disabled
  - MCLK and FLL loop control and DCOCLK are disabled
  - DC generator of the DCO remains enabled
  - ACLK remains active
- Low-power mode 3 (LPM3)
  - CPU is disabled
  - MCLK, FLL loop control, and DCOCLK are disabled
  - DC generator of the DCO is disabled
  - ACLK remains active
- Low-power mode 4 (LPM4)
  - CPU is disabled
  - ACLK is disabled
  - MCLK, FLL loop control, and DCOCLK are disabled
  - DC generator of the DCO is disabled
  - Crystal oscillator is stopped
  - Complete data retention
- Low-power mode 3.5 (LPM3.5)
  - Internal regulator disabled
  - No RAM retention, Backup RAM retained
  - I/O pad state retention
  - RTC clocked by low-frequency oscillator
  - Wake-up input from  $\overline{\text{RST}}$ /NMI, RTC\_C events, port P1, or port P2
- Low-power mode 4.5 (LPM4.5)
  - Internal regulator disabled
  - No RAM retention, backup RAM retained
  - RTC is disabled
  - I/O pad state retention
  - Wake-up input from  $\overline{\text{RST}}$ /NMI, port P1, or port P2

## 6.6 Interrupt Vector Addresses

The interrupt vectors and the power-up start address are in the address range 0FFFFh to 0FF80h (see [Table 6-3](#)). The vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence.

**表 6-3. Interrupt Sources, Flags, and Vectors**

| INTERRUPT SOURCE                                                                                                    | INTERRUPT FLAG                                                                                                | SYSTEM INTERRUPT | WORD ADDRESS | PRIORITY    |
|---------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------|------------------|--------------|-------------|
| <b>System Reset</b><br>Power-Up<br>External Reset<br>Watchdog Time-out, Key Violation<br>Flash Memory Key Violation | WDTIFG, KEYV (SYSRSTIV) <sup>(1)(2)</sup>                                                                     | Reset            | 0FFFEh       | 63, highest |
| <b>System NMI</b><br>PMM<br>Vacant Memory Access<br>JTAG Mailbox                                                    | SVMLIFG, SVMHIFG, DLYLIFG, DLYHIFG, VLRILIFG, VLRHIFG, VMAIFG, JMBNIFG, JMBOUTIFG (SYSSNIV) <sup>(1)(3)</sup> | (Non)maskable    | 0FFFCh       | 62          |
| <b>User NMI</b><br>NMI<br>Oscillator Fault<br>Flash Memory Access Violation<br>Supply Switch                        | NMIIFG, OFIFG, ACCVIFG, AUXSWNMIFG (SYSUNIV) <sup>(1)(3)</sup>                                                | (Non)maskable    | 0FFFAh       | 61          |
| Watchdog Timer_A Interval Timer Mode                                                                                | WDTIFG                                                                                                        | Maskable         | 0FFF8h       | 60          |
| eUSCI_A0 Receive or Transmit                                                                                        | UCA0RXIFG, UCA0TXIFG (UCA0IV) <sup>(1)(4)</sup>                                                               | Maskable         | 0FFF6h       | 59          |
| eUSCI_B0 Receive or Transmit                                                                                        | UCB0RXIFG, UCB0TXIFG (UCB0IV) <sup>(1)(4)</sup>                                                               | Maskable         | 0FFF4h       | 58          |
| ADC10_A                                                                                                             | ADC10IFG0, ADC10INIFG, ADC10LOIFG, ADC10HIIFG, ADC10TOVIFG, ADC10OVIFG (ADC10IV) <sup>(1)(4)</sup>            | Maskable         | 0FFF2h       | 57          |
| SD24_B                                                                                                              | SD24_B Interrupt Flags (SD24IV) <sup>(1)(4)</sup>                                                             | Maskable         | 0FFF0h       | 56          |
| Timer TA0                                                                                                           | TA0CCR0 CCIFG0 <sup>(4)</sup>                                                                                 | Maskable         | 0FFEEh       | 55          |
| Timer TA0                                                                                                           | TA0CCR1 CCIFG1, TA0CCR2 CCIFG2, TA0IFG (TA0IV) <sup>(1)(4)</sup>                                              | Maskable         | 0FFECCh      | 54          |
| eUSCI_A1 Receive or Transmit                                                                                        | UCA1RXIFG, UCA1TXIFG (UCA1IV) <sup>(1)(4)</sup>                                                               | Maskable         | 0FFEAh       | 53          |
| eUSCI_A2 Receive or Transmit                                                                                        | UCA2RXIFG, UCA2TXIFG (UCA2IV) <sup>(1)(4)</sup>                                                               | Maskable         | 0FFE8h       | 52          |
| Auxiliary Supplies                                                                                                  | Auxiliary Supplies Interrupt Flags (AUXIV) <sup>(1)(4)</sup>                                                  | Maskable         | 0FFE6h       | 51          |
| DMA                                                                                                                 | DMA0IFG, DMA1IFG, DMA2IFG (DMAIV) <sup>(1)(4)</sup>                                                           | Maskable         | 0FFE4h       | 50          |
| Timer TA1                                                                                                           | TA1CCR0 CCIFG0 <sup>(4)</sup>                                                                                 | Maskable         | 0FFE2h       | 49          |
| Timer TA1                                                                                                           | TA1CCR1 CCIFG1, TA1IFG (TA1IV) <sup>(1)(4)</sup>                                                              | Maskable         | 0FFE0h       | 48          |
| I/O Port P1                                                                                                         | P1IFG.0 to P1IFG.7 (P1IV) <sup>(1)(4)</sup>                                                                   | Maskable         | 0FFDEh       | 47          |
| Timer TA2                                                                                                           | TA2CCR0 CCIFG0 <sup>(4)</sup>                                                                                 | Maskable         | 0FFDCh       | 46          |
| Timer TA2                                                                                                           | TA2CCR1 CCIFG1, TA2IFG (TA2IV) <sup>(1)(4)</sup>                                                              | Maskable         | 0FFDAh       | 45          |
| I/O Port P2                                                                                                         | P2IFG.0 to P2IFG.7 (P2IV) <sup>(1)(4)</sup>                                                                   | Maskable         | 0FFD8h       | 44          |
| Timer TA3                                                                                                           | TA3CCR0 CCIFG0 <sup>(4)</sup>                                                                                 | Maskable         | 0FFD6h       | 43          |
| Timer TA3                                                                                                           | TA3CCR1 CCIFG1, TA3IFG (TA3IV) <sup>(1)(4)</sup>                                                              | Maskable         | 0FFD4h       | 42          |
| LCD_C                                                                                                               | LCD_C Interrupt Flags (LCDIV) <sup>(1)(4)</sup>                                                               | Maskable         | 0FFD2h       | 41          |
| RTC_C                                                                                                               | RTCOFIFG, RTCRDYIFG, RTCTEVIFG, RTCAIFG, RT0PSIFG, RT1PSIFG (RTCIV) <sup>(1)(4)</sup>                         | Maskable         | 0FFD0h       | 40          |

(1) Multiple source flags

(2) A reset is generated if the CPU tries to fetch instructions from within peripheral space or vacant memory space.

(3) (Non)maskable: the individual interrupt-enable bit can disable an interrupt event, but the general-interrupt enable cannot disable it.

(4) Interrupt flags are located in the module.

**表 6-3. Interrupt Sources, Flags, and Vectors (continued)**

| INTERRUPT SOURCE | INTERRUPT FLAG          | SYSTEM INTERRUPT | WORD ADDRESS | PRIORITY  |
|------------------|-------------------------|------------------|--------------|-----------|
| Reserved         | Reserved <sup>(5)</sup> |                  | 0FFCEh       | 39        |
|                  |                         |                  | ⋮            | ⋮         |
|                  |                         |                  | 0FF80h       | 0, lowest |

(5) Reserved interrupt vectors at addresses are not used in this device and can be used for regular program code if necessary. To maintain compatibility with other devices, TI recommends reserving these locations.

## 6.7 Memory Organization

表 6-4 summarizes the memory map.

**表 6-4. Memory Organization**

|                                 |            | MSP430F67641                | MSP430F67621                |
|---------------------------------|------------|-----------------------------|-----------------------------|
| Main Memory (flash)             | Total Size | 128KB                       | 64KB                        |
| Main: Interrupt vector          |            | 00FFFFh to 00FF80h          | 00FFFFh to 00FF80h          |
| Main: code memory               | Bank 3     | 32KB<br>023FFFh to 01C000h  | not available               |
|                                 | Bank 2     | 32KB<br>01BFFFh to 014000h  | not available               |
|                                 | Bank 1     | 32KB<br>013FFFh to 00C000h  | 32KB<br>013FFFh to 00C000h  |
|                                 | Bank 0     | 32KB<br>00BFFFh to 004000h  | 32KB<br>00BFFFh to 004000h  |
| RAM                             | Total Size | 8KB                         | 4KB                         |
|                                 | Sector 3   | 2KB<br>003BFFh to 003400h   | not available               |
|                                 | Sector 2   | 2KB<br>0033FFh to 002C00h   | not available               |
|                                 | Sector 1   | 2KB<br>002BFFh to 002400h   | 2KB<br>002BFFh to 002400h   |
|                                 | Sector 0   | 2KB<br>0023FFh to 001C00h   | 2KB<br>0023FFh to 001C00h   |
| Information memory (flash)      | Info A     | 128 B<br>0019FFh to 001980h | 128 B<br>0019FFh to 001980h |
|                                 | Info B     | 128 B<br>00197Fh to 001900h | 128 B<br>00197Fh to 001900h |
|                                 | Info C     | 128 B<br>0018FFh to 001880h | 128 B<br>0018FFh to 001880h |
|                                 | Info D     | 128 B<br>00187Fh to 001800h | 128 B<br>00187Fh to 001800h |
| Bootloader (BSL) memory (flash) | BSL 3      | 512 B<br>0017FFh to 001600h | 512 B<br>0017FFh to 001600h |
|                                 | BSL 2      | 512 B<br>0015FFh to 001400h | 512 B<br>0015FFh to 001400h |
|                                 | BSL 1      | 512 B<br>0013FFh to 001200h | 512 B<br>0013FFh to 001200h |
|                                 | BSL 0      | 512 B<br>0011FFh to 001000h | 512 B<br>0011FFh to 001000h |
| Peripherals                     |            | 4KB<br>000FFFh to 0h        | 4KB<br>000FFFh to 0h        |

## 6.8 Bootloader (BSL)

The BSL lets users program the flash memory or RAM using various serial interfaces. Access to the device memory by the BSL is protected by an user-defined password. BSL entry requires a specific entry sequence on the  $\overline{\text{RST}}/\text{NMI}/\text{SBWTDIO}$  and  $\text{TEST}/\text{SBWTCK}$  pins. For complete description of the features of the BSL and its implementation, see the [MSP430™ Flash Device Bootloader \(BSL\) User's Guide](#). 表 6-5 lists the BSL pin requirements.

**表 6-5. UART BSL Pin Requirements and Functions**

| DEVICE SIGNAL                                     | BSL FUNCTION          |
|---------------------------------------------------|-----------------------|
| $\overline{\text{RST}}/\text{NMI}/\text{SBWTDIO}$ | Entry sequence signal |
| $\text{TEST}/\text{SBWTCK}$                       | Entry sequence signal |
| P3.0                                              | Data transmit         |
| P3.1                                              | Data receive          |
| DVCC                                              | Power supply          |
| DVSS                                              | Ground supply         |

## 6.9 JTAG Operation

### 6.9.1 JTAG Standard Interface

The MSP430 family supports the standard JTAG interface which requires four signals for sending and receiving data. The JTAG signals are shared with general-purpose I/O. The  $\text{TEST}/\text{SBWTCK}$  pin is used to enable the JTAG signals. In addition to these signals, the  $\overline{\text{RST}}/\text{NMI}/\text{SBWTDIO}$  is required to interface with MSP430 development tools and device programmers. 表 6-6 lists the JTAG pin requirements. For further details on interfacing to development tools and device programmers, see the [MSP430 Hardware Tools User's Guide](#) and [MSP430 Programming With the JTAG Interface](#).

**表 6-6. JTAG Pin Requirements and Functions**

| DEVICE SIGNAL                                     | DIRECTION | FUNCTION                    |
|---------------------------------------------------|-----------|-----------------------------|
| PJ.3/ACLK/TCK                                     | IN        | JTAG clock input            |
| PJ.2/ADC10CLK/TMS                                 | IN        | JTAG state control          |
| PJ.1/MCLK/TDI/TCLK                                | IN        | JTAG data input, TCLK input |
| PJ.0/SMCLK/TDO                                    | OUT       | JTAG data output            |
| $\text{TEST}/\text{SBWTCK}$                       | IN        | Enable JTAG pins            |
| $\overline{\text{RST}}/\text{NMI}/\text{SBWTDIO}$ | IN        | External reset              |
| DVCC                                              |           | Power supply                |
| DVSS                                              |           | Ground supply               |

## 6.9.2 Spy-Bi-Wire Interface

In addition to the standard JTAG interface, the MSP430 family supports the 2-wire Spy-Bi-Wire interface. Spy-Bi-Wire can be used to interface with MSP430 development tools and device programmers. The Spy-Bi-Wire interface pin requirements are shown in 表 6-7. For further details on interfacing to development tools and device programmers, see the [MSP430 Hardware Tools User's Guide](#) and [MSP430 Programming With the JTAG Interface](#).

**表 6-7. Spy-Bi-Wire Pin Requirements and Functions**

| DEVICE SIGNAL                                     | DIRECTION | FUNCTION                          |
|---------------------------------------------------|-----------|-----------------------------------|
| TEST/SBWTCK                                       | IN        | Spy-Bi-Wire clock input           |
| $\overline{\text{RST}}/\text{NMI}/\text{SBWTDIO}$ | IN, OUT   | Spy-Bi-Wire data input and output |
| DVCC                                              |           | Power supply                      |
| DVSS                                              |           | Ground supply                     |

## 6.10 Flash Memory

The flash memory can be programmed through the JTAG port, Spy-Bi-Wire (SBW), the BSL, or in-system by the CPU. The CPU can perform single-byte, single-word, and long-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 128 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually or as a group with segments 0 to n. Segments A to D are also called *information memory*.
- Segment A can be locked separately.

## 6.11 RAM

The RAM is made up of n sectors. Each sector can be completely powered down to save leakage; however, all data are lost. Features of the RAM include:

- RAM has n sectors of 2KB each.
- Each sector 0 to n can be complete disabled; however, data retention is lost.
- Each sector 0 to n automatically enters low-power retention mode when possible.

## 6.12 Backup RAM

The backup RAM provides a limited number of bytes of RAM that are retained during LPMx.5. This backup RAM is part of the Backup subsystem, which operates on dedicated power supply AUXVCC3. 8 bytes of backup RAM are available in this device. The backup RAM can be word-wise accessed through the registers BAKMEM0, BAKMEM1, BAKMEM2, and BAKMEM3. The backup RAM registers cannot be accessed by the CPU when the high-side SVS is disabled by software.

## 6.13 Peripherals

Peripherals are connected to the CPU through data, address, and control buses. Peripherals can be managed using all instructions. For complete module descriptions, see the [MSP430x5xx and MSP430x6xx Family User's Guide](#).

### 6.13.1 Oscillator and System Clock

The Unified Clock System (UCS) module includes support for a 32768-Hz watch crystal oscillator, an internal very-low-power low-frequency oscillator (VLO), an internal trimmed low-frequency oscillator (REFO), and an integrated internal digitally controlled oscillator (DCO). The UCS module is designed to meet the requirements of both low system cost and low power consumption. The UCS module features digital frequency-locked loop (FLL) hardware that, in conjunction with a digital modulator, stabilizes the DCO frequency to a programmable multiple of the selected FLL reference frequency. The internal DCO provides a fast turnon clock source and stabilizes in 3  $\mu$ s (typical). The UCS module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from a 32768-Hz watch crystal, the internal low-frequency oscillator (VLO), or the trimmed low-frequency oscillator (REFO).
- Main clock (MCLK), the system clock used by the CPU. MCLK can be sourced by same sources made available to ACLK.
- Sub-Main clock (SMCLK), the subsystem clock used by the peripheral modules. SMCLK can be sourced by same sources made available to ACLK.
- ACLK/n, the buffered output of ACLK, ACLK/2, ACLK/4, ACLK/8, ACLK/16, ACLK/32.

### 6.13.2 Power Management Module (PMM)

The PMM includes an integrated voltage regulator that supplies the core voltage to the device and contains programmable output levels to provide for power optimization. The PMM also includes supply voltage supervisor (SVS) and supply voltage monitoring (SVM) circuitry, and brownout protection. The brownout circuit provides the proper internal reset signal to the device during power-on and power-off. The SVS and SVM circuitry detects if the supply voltage drops below a user-selectable level and supports both supply voltage supervision (the device is automatically reset) and supply voltage monitoring (the device is not automatically reset). SVS and SVM circuitry is available on the primary supply and core supply.

### 6.13.3 Auxiliary Supply System (AUX)

The AUX module can operate the device from auxiliary supplies when the primary supply fails. Two auxiliary supplies are supported: AUXVCC1 and AUXVCC2. AUX supports automatic or manual switching from primary supply to auxiliary supplies while maintaining full functionality. AUX allows threshold-based monitoring of primary and auxiliary supplies. The device can be started from primary supply or AUXVCC1, whichever is higher. AUX enables internal monitoring of voltage levels on primary and auxiliary supplies using ADC10\_A. This module implements a simple charger for backup supplies.

### 6.13.4 Backup Subsystem

The Backup subsystem operates on a dedicated power supply AUXVCC3. This subsystem includes low-frequency oscillator (XT1), RTC module, and Backup RAM. The functionality of the Backup subsystem is retained during LPM3.5. The Backup subsystem module registers cannot be accessed by the CPU when the high-side SVS is disabled by user. It is necessary to keep the high-side SVS enabled with SVSHMD = 1 and SVSMHACE = 0 to turn off the low-frequency oscillator (XT1) in LPM4.

### 6.13.5 Digital I/O

Up to nine I/O ports are implemented. For 100-pin options, Ports P1 to P8 are complete, and P9 is reduced to 4-bit I/O. For 80-pin options, Ports P1 to P6 are complete, and P7, P8, and P9 are completely removed. Port PJ contains four individual I/O pins, common to all devices. All I/O bits are individually programmable.

- Any combination of input, output, and interrupt conditions is possible.
- Pullup or pulldown on all ports is programmable.
- Programmable drive strength on all ports.
- Edge-selectable interrupt and LPM3.5 or LPM4.5 wake-up input capability available for all bits of ports P1 and P2.
- Read and write access to port-control registers is supported by all instructions.
- Ports can be accessed byte-wise (P1 through P9) or word-wise in pairs (PA through PE).

### 6.13.6 Port Mapping Controller

The port mapping controller allows flexible and reconfigurable mapping of digital functions to P1, P2, and P3 (see 表 6-8). 表 6-9 lists the default settings for all pins that support port mapping.

**表 6-8. Port Mapping Mnemonics and Functions**

| VALUE | PxMAPy MNEMONIC | INPUT PIN FUNCTION                                                             | OUTPUT PIN FUNCTION          |
|-------|-----------------|--------------------------------------------------------------------------------|------------------------------|
| 0     | PM_NONE         | None                                                                           | DVSS                         |
| 1     | PM_UCA0RXD      | eUSCI_A0 UART RXD (direction controlled by eUSCI – Input)                      |                              |
|       | PM_UCA0SOMI     | eUSCI_A0 SPI slave out master in (direction controlled by eUSCI)               |                              |
| 2     | PM_UCA0TXD      | eUSCI_A0 UART TXD (direction controlled by eUSCI – Output)                     |                              |
|       | PM_UCA0SIMO     | eUSCI_A0 SPI slave in master out (direction controlled by eUSCI)               |                              |
| 3     | PM_UCA0CLK      | eUSCI_A0 clock input/output (direction controlled by eUSCI)                    |                              |
| 4     | PM_UCA0STE      | eUSCI_A0 SPI slave transmit enable (direction controlled by eUSCI)             |                              |
| 5     | PM_UCA1RXD      | eUSCI_A1 UART RXD (direction controlled by eUSCI – Input)                      |                              |
|       | PM_UCA1SOMI     | eUSCI_A1 SPI slave out master in (direction controlled by eUSCI)               |                              |
| 6     | PM_UCA1TXD      | eUSCI_A1 UART TXD (direction controlled by eUSCI – Output)                     |                              |
|       | PM_UCA1SIMO     | eUSCI_A1 SPI slave in master out (direction controlled by eUSCI)               |                              |
| 7     | PM_UCA1CLK      | eUSCI_A1 clock input/output (direction controlled by eUSCI)                    |                              |
| 8     | PM_UCA1STE      | eUSCI_A1 SPI slave transmit enable (direction controlled by eUSCI)             |                              |
| 9     | PM_UCA2RXD      | eUSCI_A2 UART RXD (direction controlled by eUSCI – Input)                      |                              |
|       | PM_UCA2SOMI     | eUSCI_A2 SPI slave out master in (direction controlled by eUSCI)               |                              |
| 10    | PM_UCA2TXD      | eUSCI_A2 UART TXD (direction controlled by eUSCI – Output)                     |                              |
|       | PM_UCA2SIMO     | eUSCI_A2 SPI slave in master out (direction controlled by eUSCI)               |                              |
| 11    | PM_UCA2CLK      | eUSCI_A2 clock input/output (direction controlled by eUSCI)                    |                              |
| 12    | PM_UCA2STE      | eUSCI_A2 SPI slave transmit enable (direction controlled by eUSCI)             |                              |
| 13    | PM_UCB0SIMO     | eUSCI_B0 SPI slave in master out (direction controlled by eUSCI)               |                              |
|       | PM_UCB0SDA      | eUSCI_B0 I <sup>2</sup> C data (open drain and direction controlled by eUSCI)  |                              |
| 14    | PM_UCB0SOMI     | eUSCI_B0 SPI slave out master in (direction controlled by eUSCI)               |                              |
|       | PM_UCB0SCL      | eUSCI_B0 I <sup>2</sup> C clock (open drain and direction controlled by eUSCI) |                              |
| 15    | PM_UCB0CLK      | eUSCI_B0 clock input/output (direction controlled by eUSCI)                    |                              |
| 16    | PM_UCB0STE      | eUSCI_B0 SPI slave transmit enable (direction controlled by eUSCI)             |                              |
| 17    | PM_TA0.0        | TA0 CCR0 capture input CCI0A                                                   | TA0 CCR0 compare output Out0 |
| 18    | PM_TA0.1        | TA0 CCR1 capture input CCI1A                                                   | TA0 CCR1 compare output Out1 |
| 19    | PM_TA0.2        | TA0 CCR2 capture input CCI2A                                                   | TA0 CCR2 compare output Out2 |
| 20    | PM_TA1.0        | TA1 CCR0 capture input CCI0A                                                   | TA1 CCR0 compare output Out0 |
| 21    | PM_TA1.1        | TA1 CCR1 capture input CCI1A                                                   | TA1 CCR1 compare output Out1 |

表 6-8. Port Mapping Mnemonics and Functions (continued)

| VALUE                    | PxMAPy MNEMONIC | INPUT PIN FUNCTION                                                                                                         | OUTPUT PIN FUNCTION          |
|--------------------------|-----------------|----------------------------------------------------------------------------------------------------------------------------|------------------------------|
| 22                       | PM_TA2.0        | TA2 CCR0 capture input CCI0A                                                                                               | TA2 CCR0 compare output Out0 |
| 23                       | PM_TA2.1        | TA2 CCR1 capture input CCI1A                                                                                               | TA2 CCR1 compare output Out1 |
| 24                       | PM_TA3.0        | TA3 CCR0 capture input CCI0A                                                                                               | TA3 CCR0 compare output Out0 |
| 25                       | PM_TA3.1        | TA3 CCR1 capture input CCI1A                                                                                               | TA3 CCR1 compare output Out1 |
| 26                       | PM_TACLK        | Timer_A clock input to<br>TA0, TA1, TA2, TA3                                                                               | None                         |
|                          | PM_RTCCLK       | None                                                                                                                       | RTC_C clock output           |
| 27                       | PM_SDCLK        | SD24_B bitstream clock input/output (direction controlled by SD24_B)                                                       |                              |
| 28                       | PM_SD0DIO       | SD24_B converter 0 bitstream data input/output (direction controlled by SD24_B)                                            |                              |
| 29                       | PM_SD1DIO       | SD24_B converter 1 bitstream data input/output (direction controlled by SD24_B)                                            |                              |
| 30                       | PM_SD2DIO       | SD24_B converter 2 bitstream data input/output (direction controlled by SD24_B)                                            |                              |
| 31 (0FFh) <sup>(1)</sup> | PM_ANALOG       | Disables the output driver and the input Schmitt-trigger to prevent parasitic cross currents when applying analog signals. |                              |

(1) The value of the PM\_ANALOG mnemonic is set to 0FFh. The port mapping registers are only 5 bits wide, and the upper bits are ignored, which results in a read value of 31.

表 6-9. Default Mapping

| PIN NAME                                       |                                                | PxMAPy MNEMONIC            | INPUT PIN FUNCTION                                                                                                                                        | OUTPUT PIN FUNCTION          |
|------------------------------------------------|------------------------------------------------|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|
| PZ                                             | PN                                             |                            |                                                                                                                                                           |                              |
| P1.0/PM_TA0.0/<br>VeREF-/A2                    | P1.0/PM_TA0.0/<br>VeREF-/A2                    | PM_TA0.0                   | TA0 CCR0 capture input CCI0A                                                                                                                              | TA0 CCR0 compare output Out0 |
| P1.1/PM_TA0.1/<br>VeREF+/A1                    | P1.1/PM_TA0.1/<br>VeREF+/A1                    | PM_TA0.1                   | TA0 CCR1 capture input CCI1A                                                                                                                              | TA0 CCR1 compare output Out1 |
| P1.2/PM_UCA0RXD/<br>PM_UCA0SOMI/A0             | P1.2/PM_UCA0RXD/<br>PM_UCA0SOMI/A0             | PM_UCA0RXD,<br>PM_UCA0SOMI | eUSCI_A0 UART RXD<br>(direction controlled by eUSCI – input),<br>eUSCI_A0 SPI slave out master in<br>(direction controlled by eUSCI)                      |                              |
| P1.3/PM_UCA0TXD/<br>PM_UCA0SIMO/R03            | P1.3/PM_UCA0TXD/<br>PM_UCA0SIMO/R03            | PM_UCA0TXD,<br>PM_UCA0SIMO | eUSCI_A0 UART TXD<br>(direction controlled by eUSCI – output),<br>eUSCI_A0 SPI slave in master out<br>(direction controlled by eUSCI)                     |                              |
| P1.4/PM_UCA1RXD/<br>PM_UCA1SOMI/<br>LCDREF/R13 | P1.4/PM_UCA1RXD/<br>PM_UCA1SOMI/<br>LCDREF/R13 | PM_UCA1RXD,<br>PM_UCA1SOMI | eUSCI_A1 UART RXD<br>(direction controlled by eUSCI – input),<br>eUSCI_A1 SPI slave out master in<br>(direction controlled by eUSCI)                      |                              |
| P1.5/PM_UCA1TXD/<br>PM_UCA1SIMO/R23            | P1.5/PM_UCA1TXD/<br>PM_UCA1SIMO/R23            | PM_UCA1TXD,<br>PM_UCA1SIMO | eUSCI_A1 UART TXD<br>(direction controlled by eUSCI – output),<br>eUSCI_A1 SPI slave in master out<br>(direction controlled by eUSCI)                     |                              |
| P1.6/PM_UCA0CLK/<br>COM4                       | P1.6/PM_UCA0CLK/<br>COM4                       | PM_UCA0CLK                 | eUSCI_A0 clock input/output (direction controlled by eUSCI)                                                                                               |                              |
| P1.7/PM_UCB0CLK/<br>COM5                       | P1.7/PM_UCB0CLK/<br>COM5                       | PM_UCB0CLK                 | eUSCI_B0 clock input/output (direction controlled by eUSCI)                                                                                               |                              |
| P2.0/PM_UCB0SOMI/<br>PM_UCB0SCL/COM6           | P2.0/PM_UCB0SOMI/<br>PM_UCB0SCL/COM6/S39       | PM_UCB0SOMI,<br>PM_UCB0SCL | eUSCI_B0 SPI slave out master in<br>(direction controlled by eUSCI),<br>eUSCI_B0 I <sup>2</sup> C clock<br>(open drain and direction controlled by eUSCI) |                              |
| P2.1/PM_UCB0SIMO/<br>PM_UCB0SDA/COM7           | P2.1/PM_UCB0SIMO/<br>PM_UCB0SDA/COM7/S38       | PM_UCB0SIMO,<br>PM_UCB0SDA | eUSCI_B0 SPI slave in master out<br>(direction controlled by eUSCI),<br>eUSCI_B0 I <sup>2</sup> C data<br>(open drain and direction controlled by eUSCI)  |                              |
| P2.2/PM_UCA2RXD/<br>PM_UCA2SOMI                | P2.2/PM_UCA2RXD/<br>PM_UCA2SOMI/S37            | PM_UCA2RXD,<br>PM_UCA2SOMI | eUSCI_A2 UART RXD<br>(direction controlled by eUSCI – input),<br>eUSCI_A2 SPI slave out master in<br>(direction controlled by eUSCI)                      |                              |
| P2.3/PM_UCA2TXD/<br>PM_UCA2SIMO                | P2.3/PM_UCA2TXD/<br>PM_UCA2SIMO/S36            | PM_UCA2TXD,<br>PM_UCA2SIMO | eUSCI_A2 UART TXD<br>(direction controlled by eUSCI – output),<br>eUSCI_A2 SPI slave in master out<br>(direction controlled by eUSCI)                     |                              |
| P2.4/PM_UCA1CLK                                | P2.4/PM_UCA1CLK/S35                            | PM_UCA1CLK                 | eUSCI_A1 clock input/output (direction controlled by eUSCI)                                                                                               |                              |

**表 6-9. Default Mapping (continued)**

| PIN NAME                    |                                 | PxMAPy MNEMONIC        | INPUT PIN FUNCTION                                                                 | OUTPUT PIN FUNCTION          |
|-----------------------------|---------------------------------|------------------------|------------------------------------------------------------------------------------|------------------------------|
| PZ                          | PN                              |                        |                                                                                    |                              |
| P2.5/PM_UCA2CLK             | P2.5/PM_UCA2CLK/S34             | PM_UCA2CLK             | eUSCI_A2 clock input/output (direction controlled by eUSCI)                        |                              |
| P2.6/PM_TA1.0               | P2.6/PM_TA1.0/S33               | PM_TA1.0               | TA1 CCR0 capture input CCI0A                                                       | TA1 CCR0 compare output Out0 |
| P2.7/PM_TA1.1               | P2.7/PM_TA1.1/S32               | PM_TA1.1               | TA1 CCR1 capture input CCI1A                                                       | TA1 CCR1 compare output Out1 |
| P3.0/PM_TA2.0               | P3.0/PM_TA2.0/S31               | PM_TA2.0               | TA2 CCR0 capture input CCI0A                                                       | TA2 CCR0 compare output Out0 |
| P3.1/PM_TA2.1               | P3.1/PM_TA2.1/S30               | PM_TA2.1               | TA2 CCR1 capture input CCI1A                                                       | TA2 CCR1 compare output Out1 |
| P3.2/PM_TACLK/<br>PM_RTCCLK | P3.2/PM_TACLK/<br>PM_RTCCLK/S29 | PM_TACLK,<br>PM_RTCCLK | Timer_A clock input to<br>TA0, TA1, TA2, TA3                                       | RTC_C clock output           |
| P3.3/PM_TA0.2               | P3.3/PM_TA0.2/S28               | PM_TA0.2               | TA0 CCR2 capture input CCI2A                                                       | TA0 CCR2 compare output Out2 |
| P3.4/PM_SDCLK/S39           | P3.4/PM_SDCLK/S27               | PM_SDCLK               | SD24_B bitstream clock input/output<br>(direction controlled by SD24_B)            |                              |
| P3.5/PM_SD0DIO/S38          | P3.5/PM_SD0DIO/S26              | PM_SD0DIO              | SD24_B converter 0 bitstream data input/output<br>(direction controlled by SD24_B) |                              |
| P3.6/PM_SD1DIO/S37          | P3.6/PM_SD1DIO/S25              | PM_SD1DIO              | SD24_B converter 1 bitstream data input/output<br>(direction controlled by SD24_B) |                              |
| P3.7/PM_SD2DIO/S36          | P3.7/PM_SD2DIO/S24              | PM_SD2DIO              | SD24_B converter 2 bitstream data input/output<br>(direction controlled by SD24_B) |                              |

### 6.13.7 System Module (SYS)

The SYS module handles many of the system functions within the device. These include power on reset (POR) and power up clear (PUC) handling, NMI source selection and management, reset interrupt vector generators (see 表 6-10), bootloader entry mechanisms, and configuration management (device descriptors). It also includes a data exchange mechanism through JTAG called a JTAG mailbox that can be used in the application.

**表 6-10. System Module Interrupt Vector Registers**

| INTERRUPT VECTOR REGISTER | INTERRUPT EVENT                | WORD ADDRESS | OFFSET     | PRIORITY |
|---------------------------|--------------------------------|--------------|------------|----------|
| SYSRSTIV, System Reset    | No interrupt pending           | 019Eh        | 00h        | Highest  |
|                           | Brownout (BOR)                 |              | 02h        |          |
|                           | RST/NMI (POR)                  |              | 04h        |          |
|                           | DoBOR (BOR)                    |              | 06h        |          |
|                           | Wake up from LPMx.5 (BOR)      |              | 08h        |          |
|                           | Security violation (BOR)       |              | 0Ah        |          |
|                           | SVSL (POR)                     |              | 0Ch        |          |
|                           | SVSH (POR)                     |              | 0Eh        |          |
|                           | SVML_OVP (POR)                 |              | 10h        |          |
|                           | SVMH_OVP (POR)                 |              | 12h        |          |
|                           | DoPOR (POR)                    |              | 14h        |          |
|                           | WDT time-out (PUC)             |              | 16h        |          |
|                           | WDT key violation (PUC)        |              | 18h        |          |
|                           | KEYV flash key violation (PUC) |              | 1Ah        |          |
|                           | Reserved                       |              | 1Ch        |          |
|                           | Peripheral area fetch (PUC)    |              | 1Eh        |          |
|                           | PMM key violation (PUC)        |              | 20h        |          |
|                           | Reserved                       |              | 22h to 3Eh | Lowest   |

表 6-10. System Module Interrupt Vector Registers (continued)

| INTERRUPT VECTOR REGISTER | INTERRUPT EVENT      | WORD ADDRESS | OFFSET     | PRIORITY |
|---------------------------|----------------------|--------------|------------|----------|
| SYSSNIV, System NMI       | No interrupt pending | 019Ch        | 00h        | Highest  |
|                           | SVMLIFG              |              | 02h        |          |
|                           | SVMHIFG              |              | 04h        |          |
|                           | DLYLIFG              |              | 06h        |          |
|                           | DLYHIFG              |              | 08h        |          |
|                           | VMAIFG               |              | 0Ah        |          |
|                           | JMBINIFG             |              | 0Ch        |          |
|                           | JMBOUTIFG            |              | 0Eh        |          |
|                           | VRLIFG               |              | 10h        |          |
|                           | VLRHIFG              |              | 12h        |          |
|                           | Reserved             |              | 14h to 1Eh | Lowest   |
| SYSUNIV, User NMI         | No interrupt pending | 019Ah        | 00h        | Highest  |
|                           | NMIIFG               |              | 02h        |          |
|                           | OFIFG                |              | 04h        |          |
|                           | ACCVIFG              |              | 06h        |          |
|                           | AUXSWNMIFG           |              | 08h        |          |
|                           | Reserved             |              | 0Ah to 1Eh | Lowest   |

### 6.13.8 Watchdog Timer (WDT\_A)

The primary function of the WDT\_A module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the timer can be configured as an interval timer and can generate interrupts at selected time intervals.

### 6.13.9 DMA Controller

The DMA controller allows movement of data from one memory address to another without CPU intervention. For example, the DMA controller can be used to move data from the ADC10\_A conversion memory to RAM. Using the DMA controller can increase the throughput of peripheral modules. The DMA controller reduces system power consumption by allowing the CPU to remain in sleep mode, without having to awaken to move data to or from a peripheral.

表 6-11. DMA Trigger Assignments<sup>(1)</sup>

| TRIGGER | CHANNEL       |   |   |
|---------|---------------|---|---|
|         | 0             | 1 | 2 |
| 0       | DMAREQ        |   |   |
| 1       | TA0CCR0 CCIFG |   |   |
| 2       | TA0CCR2 CCIFG |   |   |
| 3       | TA1CCR0 CCIFG |   |   |
| 4       | Reserved      |   |   |
| 5       | TA2CCR0 CCIFG |   |   |
| 6       | Reserved      |   |   |
| 7       | TA3CCR0 CCIFG |   |   |
| 8       | Reserved      |   |   |
| 9       | Reserved      |   |   |

(1) Reserved DMA triggers may be used by other devices in the family. Reserved DMA triggers do not cause any DMA trigger event when selected.

**表 6-11. DMA Trigger Assignments<sup>(1)</sup> (continued)**

| TRIGGER | CHANNEL    |         |         |
|---------|------------|---------|---------|
|         | 0          | 1       | 2       |
| 10      | Reserved   |         |         |
| 11      | Reserved   |         |         |
| 12      | Reserved   |         |         |
| 13      | SD24IFG    |         |         |
| 14      | Reserved   |         |         |
| 15      | Reserved   |         |         |
| 16      | UCA0RXIFG  |         |         |
| 17      | UCA0TXIFG  |         |         |
| 18      | UCA1RXIFG  |         |         |
| 19      | UCA1TXIFG  |         |         |
| 20      | UCA2RXIFG  |         |         |
| 21      | UCA2TXIFG  |         |         |
| 22      | UCB0RXIFG0 |         |         |
| 23      | UCB0TXIFG0 |         |         |
| 24      | ADC10IFG0  |         |         |
| 25      | Reserved   |         |         |
| 26      | Reserved   |         |         |
| 27      | Reserved   |         |         |
| 28      | Reserved   |         |         |
| 29      | MPY ready  |         |         |
| 30      | DMA2IFG    | DMA0IFG | DMA1IFG |
| 31      | Reserved   |         |         |

#### 6.13.10 CRC16

The CRC16 module produces a signature based on a sequence of entered data values and can be used for data checking purposes. The CRC16 module signature is based on the CRC-CCITT standard.

#### 6.13.11 Hardware Multiplier

The multiplication operation is supported by a dedicated peripheral module. The module performs operations with 32-, 24-, 16-, and 8-bit operands. The module supports signed and unsigned multiplication as well as signed and unsigned multiply-and-accumulate operations.

#### 6.13.12 Enhanced Universal Serial Communication Interface (eUSCI)

The eUSCI module is used for serial data communication. The eUSCI module supports synchronous communication protocols such as SPI (3-pin or 4-pin) and I<sup>2</sup>C, and asynchronous communication protocols such as UART, enhanced UART with automatic baudrate detection, and IrDA.

The eUSCI\_An module supports SPI (3-pin or 4-pin), UART, enhanced UART, or IrDA.

The eUSCI\_Bn module supports SPI (3-pin or 4-pin) or I<sup>2</sup>C.

Three eUSCI\_A and one eUSCI\_B modules are implemented.

#### 6.13.13 ADC10\_A

The ADC10\_A module supports fast 10-bit analog-to-digital conversions. The module implements a 10-bit SAR core, sample select control, reference generator, and a conversion results buffer. A window comparator with a lower and upper limit allows CPU-independent result monitoring with three window comparator interrupt flags.

### 6.13.14 SD24\_B

The SD24\_B module integrates up to three independent 24-bit sigma-delta analog-to-digital converters. Each converter is designed with a fully differential analog input pair and programmable gain amplifier input stage. The converters are based on second-order over-sampling sigma-delta modulators and digital decimation filters. The decimation filters are comb type filters with selectable oversampling ratios of up to 1024.

### 6.13.15 TA0

TA0 is a 16-bit timer/counter (Timer\_A type) with three capture/compare registers. TA0 can support multiple capture/compares, PWM outputs, and interval timing (see [表 6-12](#)). TA0 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

**表 6-12. TA0 Signal Connections**

| DEVICE INPUT SIGNAL | MODULE INPUT NAME | MODULE BLOCK | MODULE OUTPUT SIGNAL | DEVICE OUTPUT SIGNAL                  |
|---------------------|-------------------|--------------|----------------------|---------------------------------------|
| PM_TACLK            | TACLK             | Timer        | NA                   | NA                                    |
| ACLK (internal)     | ACLK              |              |                      |                                       |
| SMCLK (internal)    | SMCLK             |              |                      |                                       |
| PM_TACLK            | INCLK             |              |                      |                                       |
| PM_TA0.0            | CCI0A             | CCR0         | TA0                  | PM_TA0.0                              |
| DVSS                | CCI0B             |              |                      |                                       |
| DVSS                | GND               |              |                      |                                       |
| DVCC                | VCC               |              |                      |                                       |
| PM_TA0.1            | CCI1A             | CCR1         | TA1                  | PM_TA0.1                              |
| ACLK (internal)     | CCI1B             |              |                      | ADC10_A (internal)<br>ADC10SHSx = {1} |
| DVSS                | GND               |              |                      | SD24_B (internal)<br>SD24SCSx = {1}   |
| DVCC                | VCC               |              |                      |                                       |
| PM_TA0.2            | CCI2A             | CCR2         | TA2                  | PM_TA0.2                              |
| DVSS                | CCI2B             |              |                      |                                       |
| DVSS                | GND               |              |                      |                                       |
| DVCC                | VCC               |              |                      |                                       |

### 6.13.16 TA1

TA1 is a 16-bit timer/counter (Timer\_A type) with two capture/compare registers. TA1 can support multiple capture/compares, PWM outputs, and interval timing (see 表 6-13). TA1 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

**表 6-13. TA1 Signal Connections**

| DEVICE INPUT SIGNAL | MODULE INPUT NAME | MODULE BLOCK | MODULE OUTPUT SIGNAL | DEVICE OUTPUT SIGNAL |
|---------------------|-------------------|--------------|----------------------|----------------------|
| PM_TACLK            | TACLK             | Timer        | NA                   | NA                   |
| ACLK (internal)     | ACLK              |              |                      |                      |
| SMCLK (internal)    | SMCLK             |              |                      |                      |
| PM_TACLK            | INCLK             |              |                      |                      |
| PM_TA1.0            | CCI0A             | CCR0         | TA0                  | PM_TA1.0             |
| DVSS                | CCI0B             |              |                      |                      |
| DVSS                | GND               |              |                      |                      |
| DVCC                | VCC               |              |                      |                      |
| PM_TA1.1            | CCI1A             | CCR1         | TA1                  | PM_TA1.1             |
| ACLK (internal)     | CCI1B             |              |                      |                      |
| DVSS                | GND               |              |                      |                      |
| DVCC                | VCC               |              |                      |                      |

### 6.13.17 TA2

TA2 is a 16-bit timer/counter (Timer\_A type) with two capture/compare registers. TA2 can support multiple capture/compares, PWM outputs, and interval timing (see 表 6-14). TA2 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

**表 6-14. TA2 Signal Connections**

| DEVICE INPUT SIGNAL | MODULE INPUT NAME | MODULE BLOCK | MODULE OUTPUT SIGNAL | DEVICE OUTPUT SIGNAL                |
|---------------------|-------------------|--------------|----------------------|-------------------------------------|
| PM_TACLK            | TACLK             | Timer        | NA                   | NA                                  |
| ACLK (internal)     | ACLK              |              |                      |                                     |
| SMCLK (internal)    | SMCLK             |              |                      |                                     |
| PM_TACLK            | INCLK             |              |                      |                                     |
| PM_TA2.0            | CCI0A             | CCR0         | TA0                  | PM_TA2.0                            |
| DVSS                | CCI0B             |              |                      |                                     |
| DVSS                | GND               |              |                      |                                     |
| DVCC                | VCC               |              |                      |                                     |
| PM_TA2.1            | CCI1A             | CCR1         | TA1                  | PM_TA2.1                            |
| ACLK (internal)     | CCI1B             |              |                      | SD24_B (internal)<br>SD24SCSx = {2} |
| DVSS                | GND               |              |                      |                                     |
| DVCC                | VCC               |              |                      |                                     |

### 6.13.18 TA3

TA3 is a 16-bit timer/counter (Timer\_A type) with two capture/compare registers. TA3 can support multiple capture/compares, PWM outputs, and interval timing (see [表 6-15](#)). TA3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

**表 6-15. TA3 Signal Connections**

| DEVICE INPUT SIGNAL | MODULE INPUT NAME | MODULE BLOCK | MODULE OUTPUT SIGNAL | DEVICE OUTPUT SIGNAL                  |
|---------------------|-------------------|--------------|----------------------|---------------------------------------|
| PM_TACLK            | TACLK             | Timer        | NA                   |                                       |
| ACLK (internal)     | ACLK              |              |                      |                                       |
| SMCLK (internal)    | SMCLK             |              |                      |                                       |
| PM_TACLK            | INCLK             |              |                      |                                       |
| PM_TA3.0            | CCI0A             | CCR0         | TA0                  | PM_TA3.0                              |
| DVSS                | CCI0B             |              |                      | ADC10_A (internal)<br>ADC10SHSx = {2} |
| DVSS                | GND               |              |                      |                                       |
| DVCC                | VCC               |              |                      |                                       |
| PM_TA3.1            | CCI1A             | CCR1         | TA1                  | PM_TA3.1                              |
| ACLK (internal)     | CCI1B             |              |                      | SD24_B (internal)<br>SD24SCSx = {3}   |
| DVSS                | GND               |              |                      |                                       |
| DVCC                | VCC               |              |                      |                                       |

### 6.13.19 SD24\_B Triggers

[表 6-16](#) lists the input trigger connections to SD24\_B converters from Timer\_A modules and output trigger pulse connection from SD24\_B to ADC10\_A.

**表 6-16. SD24\_B Input/Output Trigger Connections**

| DEVICE INPUT SIGNAL | MODULE INPUT SIGNAL      | MODULE BLOCK | MODULE OUTPUT SIGNAL | DEVICE OUTPUT SIGNAL                  |
|---------------------|--------------------------|--------------|----------------------|---------------------------------------|
| TA0.1 (internal)    | SD24_B<br>SD24SCSx = {1} | SD24_B       | Trigger Pulse        | ADC10_A (internal)<br>ADC10SHSx = {3} |
| TA2.1 (internal)    | SD24_B<br>SD24SCSx = {2} |              |                      |                                       |
| TA3.1 (internal)    | SD24_B<br>SD24SCSx = {3} |              |                      |                                       |

### 6.13.20 ADC10\_A Triggers

[表 6-17](#) lists the input trigger connections to ADC10\_A from Timer\_A modules and SD24\_B.

**表 6-17. ADC10\_A Input Trigger Connections**

| DEVICE INPUT SIGNAL                | MODULE INPUT SIGNAL        | MODULE BLOCK |
|------------------------------------|----------------------------|--------------|
| TA0.1 (internal)                   | ADC10_A<br>ADC10SHSx = {1} | ADC10_A      |
| TA3.0 (internal)                   | ADC10_A<br>ADC10SHSx = {2} |              |
| SD24_B<br>trigger pulse (internal) | ADC10_A<br>ADC10SHSx = {3} |              |

### **6.13.21 Real-Time Clock (RTC\_C)**

The RTC\_C module can be configured for real-time clock (RTC) mode or for calendar mode providing seconds, hours, day of week, day of month, month, and year. The RTC\_C control and configuration registers are password protected to ensure clock integrity against runaway code. Calendar mode integrates an internal calendar that compensates for months with less than 31 days and includes leap year correction. The RTC\_C also supports flexible alarm functions, offset calibration, and temperature compensation. The RTC\_C on this device operates on dedicated AUXVCC3 supply and supports operation in LPM3.5.

### **6.13.22 Reference (REF) Module Voltage Reference**

The REF module generates all critical reference voltages that can be used by the various analog peripherals in the device. These include the ADC10\_A, LCD\_C, and SD24\_B modules.

### **6.13.23 LCD\_C**

The LCD\_C driver generates the segment and common signals required to drive a liquid crystal display (LCD). The LCD\_C controller has dedicated data memories to hold segment drive information. Common and segment signals are generated as defined by the mode. Static, 2-mux, 3-mux, 4-mux, up to 8-mux LCDs are supported. The module can provide a LCD voltage independent of the supply voltage with its integrated charge pump. It is possible to control the level of the LCD voltage and thus contrast by software. The module also provides an automatic blinking capability for individual segments in static, 2-mux, 3-mux, and 4-mux modes.

### **6.13.24 Embedded Emulation Module (EEM) (S Version)**

The EEM supports real-time in-system debugging. The S version of the EEM has the following features:

- Three hardware triggers or breakpoints on memory access
- One hardware trigger or breakpoint on CPU register write access
- Up to four hardware triggers can be combined to form complex triggers or breakpoints
- One cycle counter
- Clock control on module level

### 6.13.25 Peripheral File Map

表 6-18 lists the base address and offset address range for the registers of all supported peripherals.

**表 6-18. Peripherals**

| MODULE NAME                                               | BASE ADDRESS | OFFSET ADDRESS RANGE |
|-----------------------------------------------------------|--------------|----------------------|
| Special Functions (see 表 6-19)                            | 0100h        | 000h to 01Fh         |
| PMM (see 表 6-20)                                          | 0120h        | 000h to 01Fh         |
| Flash Control (see 表 6-21)                                | 0140h        | 000h to 00Fh         |
| CRC16 (see 表 6-22)                                        | 0150h        | 000h to 007h         |
| RAM Control (see 表 6-23)                                  | 0158h        | 000h to 001h         |
| Watchdog (see 表 6-24)                                     | 015Ch        | 000h to 001h         |
| UCS (see 表 6-25)                                          | 0160h        | 000h to 01Fh         |
| SYS (see 表 6-26)                                          | 0180h        | 000h to 01Fh         |
| Shared Reference (see 表 6-27)                             | 01B0h        | 000h to 001h         |
| Port Mapping Control (see 表 6-28)                         | 01C0h        | 000h to 007h         |
| Port Mapping Port P1 (see 表 6-29)                         | 01C8h        | 000h to 007h         |
| Port Mapping Port P2 (see 表 6-30)                         | 01D0h        | 000h to 007h         |
| Port Mapping Port P3 (see 表 6-31)                         | 01D8h        | 000h to 007h         |
| Port P1, P2 (see 表 6-32)                                  | 0200h        | 000h to 01Fh         |
| Port P3, P4 (see 表 6-33)                                  | 0220h        | 000h to 00Bh         |
| Port P5, P6 (see 表 6-34)                                  | 0240h        | 000h to 00Bh         |
| Port P7, P8 (see 表 6-35)<br>(not available in PN package) | 0260h        | 000h to 00Bh         |
| Port P9 (see 表 6-36)<br>(not available in PN package)     | 0280h        | 000h to 00Bh         |
| Port PJ (see 表 6-37)                                      | 0320h        | 000h to 01Fh         |
| Timer TA0 (see 表 6-38)                                    | 0340h        | 000h to 03Fh         |
| Timer TA1 (see 表 6-39)                                    | 0380h        | 000h to 03Fh         |
| Timer TA2 (see 表 6-40)                                    | 0400h        | 000h to 03Fh         |
| Timer TA3 (see 表 6-41)                                    | 0440h        | 000h to 03Fh         |
| Backup Memory (see 表 6-42)                                | 0480h        | 000h to 00Fh         |
| RTC_C (see 表 6-43)                                        | 04A0h        | 000h to 01Fh         |
| 32-Bit Hardware Multiplier (see 表 6-44)                   | 04C0h        | 000h to 02Fh         |
| DMA General Control (see 表 6-45)                          | 0500h        | 000h to 00Fh         |
| DMA Channel 0 (see 表 6-46)                                | 0500h        | 010h to 01Fh         |
| DMA Channel 1 (see 表 6-47)                                | 0500h        | 020h to 02Fh         |
| DMA Channel 2 (see 表 6-48)                                | 0500h        | 030h to 03Fh         |
| eUSCI_A0 (see 表 6-49)                                     | 05C0h        | 000h to 01Fh         |
| eUSCI_A1 (see 表 6-50)                                     | 05E0h        | 000h to 01Fh         |
| eUSCI_A2 (see 表 6-51)                                     | 0600h        | 000h to 01Fh         |
| eUSCI_B0 (see 表 6-52)                                     | 0640h        | 000h to 02Fh         |
| ADC10_A (see 表 6-53)                                      | 0740h        | 000h to 01Fh         |
| SD24_B (see 表 6-54)                                       | 0800h        | 000h to 06Fh         |
| Auxiliary Supply (see 表 6-48)                             | 09E0h        | 000h to 01Fh         |
| LCD_C (see 表 6-56)                                        | 0A00h        | 000h to 05Fh         |

**表 6-19. Special Function Registers (Base Address: 0100h)**

| REGISTER DESCRIPTION  | REGISTER | OFFSET |
|-----------------------|----------|--------|
| SFR interrupt enable  | SFRIE1   | 00h    |
| SFR interrupt flag    | SFRIFG1  | 02h    |
| SFR reset pin control | SFRRPCR  | 04h    |

**表 6-20. PMM Registers (Base Address: 0120h)**

| REGISTER DESCRIPTION                | REGISTER | OFFSET |
|-------------------------------------|----------|--------|
| PMM control 0                       | PMMCTL0  | 00h    |
| PMM control 1                       | PMMCTL1  | 02h    |
| SVS high-side control               | SVSMHCTL | 04h    |
| SVS low-side control                | SVSMLCTL | 06h    |
| PMM interrupt flags                 | PMMIFG   | 0Ch    |
| PMM interrupt enable                | PMMIE    | 0Eh    |
| PMM power mode 5 control register 0 | PM5CTL0  | 10h    |

**表 6-21. Flash Control Registers (Base Address: 0140h)**

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| Flash control 1      | FCTL1    | 00h    |
| Flash control 3      | FCTL3    | 04h    |
| Flash control 4      | FCTL4    | 06h    |

**表 6-22. CRC16 Registers (Base Address: 0150h)**

| REGISTER DESCRIPTION        | REGISTER  | OFFSET |
|-----------------------------|-----------|--------|
| CRC data input              | CRC16DI   | 00h    |
| CRC data input reverse byte | CRC16DIRB | 02h    |
| CRC result                  | CRCINIRES | 04h    |
| CRC result reverse byte     | CRCRESR   | 06h    |

**表 6-23. RAM Control Registers (Base Address: 0158h)**

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| RAM control 0        | RCCTL0   | 00h    |

**表 6-24. Watchdog Registers (Base Address: 015Ch)**

| REGISTER DESCRIPTION   | REGISTER | OFFSET |
|------------------------|----------|--------|
| Watchdog timer control | WDTCTL   | 00h    |

表 6-25. UCS Registers (Base Address: 0160h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| UCS control 0        | UCSCTL0  | 00h    |
| UCS control 1        | UCSCTL1  | 02h    |
| UCS control 2        | UCSCTL2  | 04h    |
| UCS control 3        | UCSCTL3  | 06h    |
| UCS control 4        | UCSCTL4  | 08h    |
| UCS control 5        | UCSCTL5  | 0Ah    |
| UCS control 6        | UCSCTL6  | 0Ch    |
| UCS control 7        | UCSCTL7  | 0Eh    |
| UCS control 8        | UCSCTL8  | 10h    |

表 6-26. SYS Registers (Base Address: 0180h)

| REGISTER DESCRIPTION          | REGISTER  | OFFSET |
|-------------------------------|-----------|--------|
| System control                | SYSCTL    | 00h    |
| Bootloader configuration area | SYSBSLC   | 02h    |
| JTAG mailbox control          | SYSJMBC   | 06h    |
| JTAG mailbox input 0          | SYSJMBI0  | 08h    |
| JTAG mailbox input 1          | SYSJMBI1  | 0Ah    |
| JTAG mailbox output 0         | SYSJMBO0  | 0Ch    |
| JTAG mailbox output 1         | SYSJMBO1  | 0Eh    |
| Bus error vector generator    | SYSBERRIV | 18h    |
| User NMI vector generator     | SYSUNIV   | 1Ah    |
| System NMI vector generator   | SYSSNIV   | 1Ch    |
| Reset vector generator        | SYSRSTIV  | 1Eh    |

表 6-27. Shared Reference Registers (Base Address: 01B0h)

| REGISTER DESCRIPTION     | REGISTER | OFFSET |
|--------------------------|----------|--------|
| Shared reference control | REFCTL   | 00h    |

表 6-28. Port Mapping Controller (Base Address: 01C0h)

| REGISTER DESCRIPTION  | REGISTER | OFFSET |
|-----------------------|----------|--------|
| Port mapping password | PMAPPWD  | 00h    |
| Port mapping control  | PMAPCTL  | 02h    |

表 6-29. Port Mapping for Port P1 (Base Address: 01C8h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| Port P1.0 mapping    | P1MAP0   | 00h    |
| Port P1.1 mapping    | P1MAP1   | 01h    |
| Port P1.2 mapping    | P1MAP2   | 02h    |
| Port P1.3 mapping    | P1MAP3   | 03h    |
| Port P1.4 mapping    | P1MAP4   | 04h    |
| Port P1.5 mapping    | P1MAP5   | 05h    |
| Port P1.6 mapping    | P1MAP6   | 06h    |
| Port P1.7 mapping    | P1MAP7   | 07h    |

**表 6-30. Port Mapping for Port P2 (Base Address: 01D0h)**

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| Port P2.0 mapping    | P2MAP0   | 00h    |
| Port P2.1 mapping    | P2MAP2   | 01h    |
| Port P2.2 mapping    | P2MAP2   | 02h    |
| Port P2.3 mapping    | P2MAP3   | 03h    |
| Port P2.4 mapping    | P2MAP4   | 04h    |
| Port P2.5 mapping    | P2MAP5   | 05h    |
| Port P2.6 mapping    | P2MAP6   | 06h    |
| Port P2.7 mapping    | P2MAP7   | 07h    |

**表 6-31. Port Mapping for Port P3 (Base Address: 01D8h)**

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| Port P3.0 mapping    | P3MAP0   | 00h    |
| Port P3.1 mapping    | P3MAP3   | 01h    |
| Port P3.2 mapping    | P3MAP2   | 02h    |
| Port P3.3 mapping    | P3MAP3   | 03h    |
| Port P3.4 mapping    | P3MAP4   | 04h    |
| Port P3.5 mapping    | P3MAP5   | 05h    |
| Port P3.6 mapping    | P3MAP6   | 06h    |
| Port P3.7 mapping    | P3MAP7   | 07h    |

**表 6-32. Port P1, P2 Registers (Base Address: 0200h)**

| REGISTER DESCRIPTION          | REGISTER | OFFSET |
|-------------------------------|----------|--------|
| Port P1 input                 | P1IN     | 00h    |
| Port P1 output                | P1OUT    | 02h    |
| Port P1 direction             | P1DIR    | 04h    |
| Port P1 resistor enable       | P1REN    | 06h    |
| Port P1 drive strength        | P1DS     | 08h    |
| Port P1 selection             | P1SEL    | 0Ah    |
| Port P1 interrupt vector word | P1IV     | 0Eh    |
| Port P1 interrupt edge select | P1IES    | 18h    |
| Port P1 interrupt enable      | P1IE     | 1Ah    |
| Port P1 interrupt flag        | P1IFG    | 1Ch    |
| Port P2 input                 | P2IN     | 01h    |
| Port P2 output                | P2OUT    | 03h    |
| Port P2 direction             | P2DIR    | 05h    |
| Port P2 resistor enable       | P2REN    | 07h    |
| Port P2 drive strength        | P2DS     | 09h    |
| Port P2 selection             | P2SEL    | 0Bh    |
| Port P2 interrupt vector word | P2IV     | 1Eh    |
| Port P2 interrupt edge select | P2IES    | 19h    |
| Port P2 interrupt enable      | P2IE     | 1Bh    |
| Port P2 interrupt flag        | P2IFG    | 1Dh    |

表 6-33. Port P3, P4 Registers (Base Address: 0220h)

| REGISTER DESCRIPTION    | REGISTER | OFFSET |
|-------------------------|----------|--------|
| Port P3 input           | P3IN     | 00h    |
| Port P3 output          | P3OUT    | 02h    |
| Port P3 direction       | P3DIR    | 04h    |
| Port P3 resistor enable | P3REN    | 06h    |
| Port P3 drive strength  | P3DS     | 08h    |
| Port P3 selection       | P3SEL    | 0Ah    |
| Port P4 input           | P4IN     | 01h    |
| Port P4 output          | P4OUT    | 03h    |
| Port P4 direction       | P4DIR    | 05h    |
| Port P4 resistor enable | P4REN    | 07h    |
| Port P4 drive strength  | P4DS     | 09h    |
| Port P4 selection       | P4SEL    | 0Bh    |

表 6-34. Port P5, P6 Registers (Base Address: 0240h)

| REGISTER DESCRIPTION    | REGISTER | OFFSET |
|-------------------------|----------|--------|
| Port P5 input           | P5IN     | 00h    |
| Port P5 output          | P5OUT    | 02h    |
| Port P5 direction       | P5DIR    | 04h    |
| Port P5 resistor enable | P5REN    | 06h    |
| Port P5 drive strength  | P5DS     | 08h    |
| Port P5 selection       | P5SEL    | 0Ah    |
| Port P6 input           | P6IN     | 01h    |
| Port P6 output          | P6OUT    | 03h    |
| Port P6 direction       | P6DIR    | 05h    |
| Port P6 resistor enable | P6REN    | 07h    |
| Port P6 drive strength  | P6DS     | 09h    |
| Port P6 selection       | P6SEL    | 0Bh    |

表 6-35. Port P7, P8 Registers (Base Address: 0260h)

| REGISTER DESCRIPTION    | REGISTER | OFFSET |
|-------------------------|----------|--------|
| Port P7 input           | P7IN     | 00h    |
| Port P7 output          | P7OUT    | 02h    |
| Port P7 direction       | P7DIR    | 04h    |
| Port P7 resistor enable | P7REN    | 06h    |
| Port P7 drive strength  | P7DS     | 08h    |
| Port P7 selection       | P7SEL    | 0Ah    |
| Port P8 input           | P8IN     | 01h    |
| Port P8 output          | P8OUT    | 03h    |
| Port P8 direction       | P8DIR    | 05h    |
| Port P8 resistor enable | P8REN    | 07h    |
| Port P8 drive strength  | P8DS     | 09h    |
| Port P8 selection       | P8SEL    | 0Bh    |

**表 6-36. Port P9 Registers (Base Address: 0280h)**

| REGISTER DESCRIPTION    | REGISTER | OFFSET |
|-------------------------|----------|--------|
| Port P9 input           | P9IN     | 00h    |
| Port P9 output          | P9OUT    | 02h    |
| Port P9 direction       | P9DIR    | 04h    |
| Port P9 resistor enable | P9REN    | 06h    |
| Port P9 drive strength  | P9DS     | 08h    |
| Port P9 selection       | P9SEL    | 0Ah    |

**表 6-37. Port J Registers (Base Address: 0320h)**

| REGISTER DESCRIPTION    | REGISTER | OFFSET |
|-------------------------|----------|--------|
| Port PJ input           | PJIN     | 00h    |
| Port PJ output          | PJOUT    | 02h    |
| Port PJ direction       | PJDIR    | 04h    |
| Port PJ resistor enable | PJREN    | 06h    |
| Port PJ drive strength  | PJDS     | 08h    |
| Port PJ selection       | PJSEL    | 0Ah    |

**表 6-38. TA0 Registers (Base Address: 0340h)**

| REGISTER DESCRIPTION      | REGISTER | OFFSET |
|---------------------------|----------|--------|
| TA0 control               | TA0CTL   | 00h    |
| Capture/compare control 0 | TA0CCTL0 | 02h    |
| Capture/compare control 1 | TA0CCTL1 | 04h    |
| Capture/compare control 2 | TA0CCTL2 | 06h    |
| TA0 counter               | TA0R     | 10h    |
| Capture/compare 0         | TA0CCR0  | 12h    |
| Capture/compare 1         | TA0CCR1  | 14h    |
| Capture/compare 2         | TA0CCR2  | 16h    |
| TA0 expansion 0           | TA0EX0   | 20h    |
| TA0 interrupt vector      | TA0IV    | 2Eh    |

**表 6-39. TA1 Registers (Base Address: 0380h)**

| REGISTER DESCRIPTION      | REGISTER | OFFSET |
|---------------------------|----------|--------|
| TA1 control               | TA1CTL   | 00h    |
| Capture/compare control 0 | TA1CCTL0 | 02h    |
| Capture/compare control 1 | TA1CCTL1 | 04h    |
| TA1 counter               | TA1R     | 10h    |
| Capture/compare 0         | TA1CCR0  | 12h    |
| Capture/compare 1         | TA1CCR1  | 14h    |
| TA1 expansion 0           | TA1EX0   | 20h    |
| TA1 interrupt vector      | TA1IV    | 2Eh    |

**表 6-40. TA2 Registers (Base Address: 0400h)**

| REGISTER DESCRIPTION      | REGISTER | OFFSET |
|---------------------------|----------|--------|
| TA2 control               | TA2CTL   | 00h    |
| Capture/compare control 0 | TA2CCTL0 | 02h    |
| Capture/compare control 1 | TA2CCTL1 | 04h    |
| TA2 counter               | TA2R     | 10h    |
| Capture/compare 0         | TA2CCR0  | 12h    |
| Capture/compare 1         | TA2CCR1  | 14h    |
| TA2 expansion 0           | TA2EX0   | 20h    |
| TA2 interrupt vector      | TA2IV    | 2Eh    |

**表 6-41. TA3 Registers (Base Address: 0440h)**

| REGISTER DESCRIPTION      | REGISTER | OFFSET |
|---------------------------|----------|--------|
| TA3 control               | TA3CTL   | 00h    |
| Capture/compare control 0 | TA3CCTL0 | 02h    |
| Capture/compare control 1 | TA3CCTL1 | 04h    |
| TA3 counter               | TA3R     | 10h    |
| Capture/compare 0         | TA3CCR0  | 12h    |
| Capture/compare 1         | TA3CCR1  | 14h    |
| TA3 expansion 0           | TA3EX0   | 20h    |
| TA3 interrupt vector      | TA3IV    | 2Eh    |

**表 6-42. Backup Memory Registers (Base Address: 0480h)**

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| Backup memory 0      | BAKMEM0  | 00h    |
| Backup memory 1      | BAKMEM1  | 02h    |
| Backup memory 2      | BAKMEM2  | 04h    |
| Backup memory 3      | BAKMEM3  | 06h    |

**表 6-43. RTC\_C Registers (Base Address: 04A0h)**

| REGISTER DESCRIPTION         | REGISTER  | OFFSET |
|------------------------------|-----------|--------|
| RTC control 0                | RTCCTL0   | 00h    |
| RTC password                 | RTCPWD    | 01h    |
| RTC control 1                | RTCCTL1   | 02h    |
| RTC control 3                | RTCCTL3   | 03h    |
| RTC offset calibration       | RTCOCAL   | 04h    |
| RTC temperature compensation | RTCTCMP   | 06h    |
| RTC prescaler 0 control      | RTCPS0CTL | 08h    |
| RTC prescaler 1 control      | RTCPS1CTL | 0Ah    |
| RTC prescaler 0              | RTCPS0    | 0Ch    |
| RTC prescaler 1              | RTCPS1    | 0Dh    |
| RTC interrupt vector word    | RTCIV     | 0Eh    |
| RTC seconds                  | RTCSEC    | 10h    |
| RTC minutes                  | RTCMIN    | 11h    |
| RTC hours                    | RTCHOUR   | 12h    |
| RTC day of week              | RTCDOW    | 13h    |
| RTC days                     | RTCDAY    | 14h    |
| RTC month                    | RTCMON    | 15h    |
| RTC year                     | RTCYEAR   | 16h    |
| RTC alarm minutes            | RTCAMIN   | 18h    |
| RTC alarm hours              | RTCAHOUR  | 19h    |
| RTC alarm day of week        | RTCADOW   | 1Ah    |
| RTC alarm days               | RTCADAY   | 1Bh    |
| Binary-to-BCD conversion     | BIN2BCD   | 1Ch    |
| BCD-to-binary conversion     | BCD2BIN   | 1Eh    |

**表 6-44. 32-Bit Hardware Multiplier Registers (Base Address: 04C0h)**

| REGISTER DESCRIPTION                                    | REGISTER  | OFFSET |
|---------------------------------------------------------|-----------|--------|
| 16-bit operand 1 – multiply                             | MPY       | 00h    |
| 16-bit operand 1 – signed multiply                      | MPYS      | 02h    |
| 16-bit operand 1 – multiply accumulate                  | MAC       | 04h    |
| 16-bit operand 1 – signed multiply accumulate           | MACS      | 06h    |
| 16-bit operand 2                                        | OP2       | 08h    |
| 16 × 16 result low word                                 | RESLO     | 0Ah    |
| 16 × 16 result high word                                | RESHI     | 0Ch    |
| 16 × 16 sum extension                                   | SUMEXT    | 0Eh    |
| 32-bit operand 1 – multiply low word                    | MPY32L    | 10h    |
| 32-bit operand 1 – multiply high word                   | MPY32H    | 12h    |
| 32-bit operand 1 – signed multiply low word             | MPYS32L   | 14h    |
| 32-bit operand 1 – signed multiply high word            | MPYS32H   | 16h    |
| 32-bit operand 1 – multiply accumulate low word         | MAC32L    | 18h    |
| 32-bit operand 1 – multiply accumulate high word        | MAC32H    | 1Ah    |
| 32-bit operand 1 – signed multiply accumulate low word  | MACS32L   | 1Ch    |
| 32-bit operand 1 – signed multiply accumulate high word | MACS32H   | 1Eh    |
| 32-bit operand 2 – low word                             | OP2L      | 20h    |
| 32-bit operand 2 – high word                            | OP2H      | 22h    |
| 32 × 32 result 0 – least significant word               | RES0      | 24h    |
| 32 × 32 result 1                                        | RES1      | 26h    |
| 32 × 32 result 2                                        | RES2      | 28h    |
| 32 × 32 result 3 – most significant word                | RES3      | 2Ah    |
| MPY32 control 0                                         | MPY32CTL0 | 2Ch    |

**表 6-45. DMA General Control Registers (Base Address: 0500h)**

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| DMA module control 0 | DMACTL0  | 00h    |
| DMA module control 1 | DMACTL1  | 02h    |
| DMA module control 2 | DMACTL2  | 04h    |
| DMA module control 3 | DMACTL3  | 06h    |
| DMA module control 4 | DMACTL4  | 08h    |
| DMA interrupt vector | DMAIV    | 0Eh    |

**表 6-46. DMA Channel 0 Registers (Base Address: 0500h)**

| REGISTER DESCRIPTION                   | REGISTER | OFFSET |
|----------------------------------------|----------|--------|
| DMA channel 0 control                  | DMA0CTL  | 10h    |
| DMA channel 0 source address low       | DMA0SAL  | 12h    |
| DMA channel 0 source address high      | DMA0SAH  | 14h    |
| DMA channel 0 destination address low  | DMA0DAL  | 16h    |
| DMA channel 0 destination address high | DMA0DAH  | 18h    |
| DMA channel 0 transfer size            | DMA0SZ   | 1Ah    |

**表 6-47. DMA Channel 1 Registers (Base Address: 0500h)**

| REGISTER DESCRIPTION                   | REGISTER | OFFSET |
|----------------------------------------|----------|--------|
| DMA channel 1 control                  | DMA1CTL  | 20h    |
| DMA channel 1 source address low       | DMA1SAL  | 22h    |
| DMA channel 1 source address high      | DMA1SAH  | 24h    |
| DMA channel 1 destination address low  | DMA1DAL  | 26h    |
| DMA channel 1 destination address high | DMA1DAH  | 28h    |
| DMA channel 1 transfer size            | DMA1SZ   | 2Ah    |

**表 6-48. DMA Channel 2 Registers (Base Address: 0500h)**

| REGISTER DESCRIPTION                   | REGISTER | OFFSET |
|----------------------------------------|----------|--------|
| DMA channel 2 control                  | DMA2CTL  | 30h    |
| DMA channel 2 source address low       | DMA2SAL  | 32h    |
| DMA channel 2 source address high      | DMA2SAH  | 34h    |
| DMA channel 2 destination address low  | DMA2DAL  | 36h    |
| DMA channel 2 destination address high | DMA2DAH  | 38h    |
| DMA channel 2 transfer size            | DMA2SZ   | 3Ah    |

**表 6-49. eUSCI\_A0 Registers (Base Address: 05C0h)**

| REGISTER DESCRIPTION          | REGISTER   | OFFSET |
|-------------------------------|------------|--------|
| eUSCI_A control word 0        | UCA0CTLW0  | 00h    |
| eUSCI_A control word 1        | UCA0CTLW1  | 02h    |
| eUSCI_A baud rate 0           | UCA0BR0    | 06h    |
| eUSCI_A baud rate 1           | UCA0BR1    | 07h    |
| eUSCI_A modulation control    | UCA0MCTLW  | 08h    |
| eUSCI_A status                | UCA0STAT   | 0Ah    |
| eUSCI_A receive buffer        | UCA0RXBUF  | 0Ch    |
| eUSCI_A transmit buffer       | UCA0TXBUF  | 0Eh    |
| eUSCI_A LIN control           | UCA0ABCTL  | 10h    |
| eUSCI_A IrDA transmit control | UCA0IRTCTL | 12h    |
| eUSCI_A IrDA receive control  | UCA0IRRCTL | 13h    |
| eUSCI_A interrupt enable      | UCA0IE     | 1Ah    |
| eUSCI_A interrupt flags       | UCA0IFG    | 1Ch    |
| eUSCI_A interrupt vector word | UCA0IV     | 1Eh    |

表 6-50. eUSCI\_A1 Registers (Base Address:05E0h)

| REGISTER DESCRIPTION          | REGISTER   | OFFSET |
|-------------------------------|------------|--------|
| eUSCI_A control word 0        | UCA1CTLW0  | 00h    |
| eUSCI_A control word 1        | UCA1CTLW1  | 02h    |
| eUSCI_A baud rate 0           | UCA1BR0    | 06h    |
| eUSCI_A baud rate 1           | UCA1BR1    | 07h    |
| eUSCI_A modulation control    | UCA1MCTLW  | 08h    |
| eUSCI_A status                | UCA1STAT   | 0Ah    |
| eUSCI_A receive buffer        | UCA1RXBUF  | 0Ch    |
| eUSCI_A transmit buffer       | UCA1TXBUF  | 0Eh    |
| eUSCI_A LIN control           | UCA1ABCTL  | 10h    |
| eUSCI_A IrDA transmit control | UCA1IRTCTL | 12h    |
| eUSCI_A IrDA receive control  | UCA1IRRCTL | 13h    |
| eUSCI_A interrupt enable      | UCA1IE     | 1Ah    |
| eUSCI_A interrupt flags       | UCA1IFG    | 1Ch    |
| eUSCI_A interrupt vector word | UCA1IV     | 1Eh    |

表 6-51. eUSCI\_A2 Registers (Base Address:0600h)

| REGISTER DESCRIPTION          | REGISTER   | OFFSET |
|-------------------------------|------------|--------|
| eUSCI_A control word 0        | UCA2CTLW0  | 00h    |
| eUSCI_A control word 1        | UCA2CTLW1  | 02h    |
| eUSCI_A baud rate 0           | UCA2BR0    | 06h    |
| eUSCI_A baud rate 1           | UCA2BR1    | 07h    |
| eUSCI_A modulation control    | UCA2MCTLW  | 08h    |
| eUSCI_A status                | UCA2STAT   | 0Ah    |
| eUSCI_A receive buffer        | UCA2RXBUF  | 0Ch    |
| eUSCI_A transmit buffer       | UCA2TXBUF  | 0Eh    |
| eUSCI_A LIN control           | UCA2ABCTL  | 10h    |
| eUSCI_A IrDA transmit control | UCA2IRTCTL | 12h    |
| eUSCI_A IrDA receive control  | UCA2IRRCTL | 13h    |
| eUSCI_A interrupt enable      | UCA2IE     | 1Ah    |
| eUSCI_A interrupt flags       | UCA2IFG    | 1Ch    |
| eUSCI_A interrupt vector word | UCA2IV     | 1Eh    |

**表 6-52. eUSCI\_B0 Registers (Base Address: 0640h)**

| REGISTER DESCRIPTION                   | REGISTER    | OFFSET |
|----------------------------------------|-------------|--------|
| eUSCI_B control word 0                 | UCB0CTLW0   | 00h    |
| eUSCI_B control word 1                 | UCB0CTLW1   | 02h    |
| eUSCI_B bit rate 0                     | UCB0BR0     | 06h    |
| eUSCI_B bit rate 1                     | UCB0BR1     | 07h    |
| eUSCI_B status word                    | UCB0STATW   | 08h    |
| eUSCI_B byte counter threshold         | UCB0TBCNT   | 0Ah    |
| eUSCI_B receive buffer                 | UCB0RXBUF   | 0Ch    |
| eUSCI_B transmit buffer                | UCB0TXBUF   | 0Eh    |
| eUSCI_B I <sup>2</sup> C own address 0 | UCB0I2COA0  | 14h    |
| eUSCI_B I <sup>2</sup> C own address 1 | UCB0I2COA1  | 16h    |
| eUSCI_B I <sup>2</sup> C own address 2 | UCB0I2COA2  | 18h    |
| eUSCI_B I <sup>2</sup> C own address 3 | UCB0I2COA3  | 1Ah    |
| eUSCI_B received address               | UCB0ADDRX   | 1Ch    |
| eUSCI_B address mask                   | UCB0ADDMASK | 1Eh    |
| eUSCI I <sup>2</sup> C slave address   | UCB0I2CSA   | 20h    |
| eUSCI interrupt enable                 | UCB0IE      | 2Ah    |
| eUSCI interrupt flags                  | UCB0IFG     | 2Ch    |
| eUSCI interrupt vector word            | UCB0IV      | 2Eh    |

**表 6-53. ADC10\_A Registers (Base Address: 0740h)**

| REGISTER DESCRIPTION                     | REGISTER   | OFFSET |
|------------------------------------------|------------|--------|
| ADC10_A control 0                        | ADC10CTL0  | 00h    |
| ADC10_A control 1                        | ADC10CTL1  | 02h    |
| ADC10_A control 2                        | ADC10CTL2  | 04h    |
| ADC10_A window comparator low threshold  | ADC10LO    | 06h    |
| ADC10_A window comparator high threshold | ADC10HI    | 08h    |
| ADC10_A memory control 0                 | ADC10MCTL0 | 0Ah    |
| ADC10_A conversion memory                | ADC10MCTL0 | 12h    |
| ADC10_A interrupt enable                 | ADC10IE    | 1Ah    |
| ADC10_A interrupt flags                  | ADC10IGH   | 1Ch    |
| ADC10_A interrupt vector word            | ADC10IV    | 1Eh    |

**表 6-54. SD24\_B Registers (Base Address: 0800h)**

| REGISTER DESCRIPTION                           | REGISTER    | OFFSET |
|------------------------------------------------|-------------|--------|
| SD24_B control 0                               | SD24BCTL0   | 00h    |
| SD24_B control 1                               | SD24BCTL1   | 02h    |
| SD24_B trigger control                         | SD24BTRGCTL | 04h    |
| SD24_B trigger OSR control                     | SD24BTRGOSR | 06h    |
| SD24_B trigger preload                         | SD24BTRGPRE | 08h    |
| SD24_B interrupt flag                          | SD24BIFG    | 0Ah    |
| SD24_B interrupt enable                        | SD24BIE     | 0Ch    |
| SD24_B interrupt vector                        | SD24BIV     | 0Eh    |
| SD24_B converter 0 control                     | SD24BCCTL0  | 10h    |
| SD24_B converter 0 input control               | SD24BINCTL0 | 12h    |
| SD24_B converter 0 OSR control                 | SD24BOSR0   | 14h    |
| SD24_B converter 0 preload                     | SD24BPRE0   | 16h    |
| SD24_B converter 1 control                     | SD24BCCTL1  | 18h    |
| SD24_B converter 1 input control               | SD24BINCTL1 | 1Ah    |
| SD24_B converter 1 OSR control                 | SD24BOSR1   | 1Ch    |
| SD24_B converter 1 preload                     | SD24BPRE1   | 1Eh    |
| SD24_B converter 2 control                     | SD24BCCTL2  | 20h    |
| SD24_B converter 2 input control               | SD24BINCTL2 | 22h    |
| SD24_B converter 2 OSR control                 | SD24BOSR2   | 24h    |
| SD24_B converter 2 preload                     | SD24BPRE2   | 26h    |
| SD24_B converter 0 conversion memory low word  | SD24BMEML0  | 50h    |
| SD24_B converter 0 conversion memory high word | SD24BMEMH0  | 52h    |
| SD24_B converter 1 conversion memory low word  | SD24BMEML1  | 54h    |
| SD24_B converter 1 conversion memory high word | SD24BMEMH1  | 56h    |
| SD24_B converter 2 conversion memory low word  | SD24BMEML2  | 58h    |
| SD24_B converter 2 conversion memory high word | SD24BMEMH2  | 5Ah    |

**表 6-55. Auxiliary Supplies Registers (Base Address: 09E0h)**

| REGISTER DESCRIPTION       | REGISTER  | OFFSET |
|----------------------------|-----------|--------|
| Auxiliary supply control 0 | AUXCTL0   | 00h    |
| Auxiliary supply control 1 | AUXCTL1   | 02h    |
| Auxiliary supply control 2 | AUXCTL2   | 04h    |
| AUX2 charger control       | AUX2CHCTL | 12h    |
| AUX3 charger control       | AUX3CHCTL | 14h    |
| AUX ADC control            | AUXADCCTL | 16h    |
| AUX interrupt flag         | AUXIFG    | 1Ah    |
| AUX interrupt enable       | AUXIE     | 1Ch    |
| AUX interrupt vector word  | AUXIV     | 1Eh    |

**表 6-56. LCD\_C Registers (Base Address: 0A00h)**

| REGISTER DESCRIPTION               | REGISTER   | OFFSET |
|------------------------------------|------------|--------|
| LCD_C control 0                    | LCDCCTL0   | 000h   |
| LCD_C control 1                    | LCDCCTL1   | 002h   |
| LCD_C blinking control             | LCDCBLKCTL | 004h   |
| LCD_C memory control               | LCDCMEMCTL | 006h   |
| LCD_C voltage control              | LCDCVCTL   | 008h   |
| LCD_C port control 0               | LCDCPCTL0  | 00Ah   |
| LCD_C port control 1               | LCDCPCTL1  | 00Ch   |
| LCD_C port control 2               | LCDCPCTL2  | 00Eh   |
| LCD_C charge pump control          | LCDCCPCTL  | 012h   |
| LCD_C interrupt vector             | LCDCIV     | 01Eh   |
| <b>Static and 2 to 4 mux modes</b> |            |        |
| LCD_C memory 1                     | LCDM1      | 020h   |
| LCD_C memory 2                     | LCDM2      | 021h   |
| ⋮                                  | ⋮          | ⋮      |
| LCD_C memory 20                    | LCDM20     | 033h   |
| LCD_C blinking memory 1            | LCDBM1     | 040h   |
| LCD_C blinking memory 2            | LCDBM2     | 041h   |
| ⋮                                  | ⋮          | ⋮      |
| LCD_C blinking memory 20           | LCDBM20    | 053h   |
| <b>5 to 8 mux modes</b>            |            |        |
| LCD_C memory 1                     | LCDM1      | 020h   |
| LCD_C memory 2                     | LCDM2      | 021h   |
| ⋮                                  | ⋮          | ⋮      |
| LCD_C memory 40                    | LCDM40     | 047h   |

## 6.14 Input/Output Diagrams

### 6.14.1 Port P1 (P1.0 and P1.1) Input/Output With Schmitt Trigger

Figure 6-4 shows the port diagram. Table 6-57 summarizes the selection of the pin functions.




Figure 6-4. Port P1 (P1.0 and P1.1) Diagram

**表 6-57. Port P1 (P1.0 and P1.1) Pin Functions**

| PIN NAME (P1.x)             | x | FUNCTION                 | CONTROL BITS OR SIGNALS <sup>(1)</sup> |         |         |
|-----------------------------|---|--------------------------|----------------------------------------|---------|---------|
|                             |   |                          | P1DIR.x                                | P1SEL.x | P1MAPx  |
| P1.0/PM_TA0.0/<br>VeREF-/A2 | 0 | P1.0 (I/O)               | I: 0; O: 1                             | 0       | X       |
|                             |   | TA0.CCI0A                | 0                                      | 1       | default |
|                             |   | TA0.TA0                  | 1                                      | 1       | default |
|                             |   | VeREF-/A2 <sup>(2)</sup> | X                                      | 1       | = 31    |
| P1.1/PM_TA0.1/<br>VeREF+/A1 | 1 | P1.1 (I/O)               | I: 0; O: 1                             | 0       | X       |
|                             |   | TA0.CCI1A                | 0                                      | 1       | default |
|                             |   | TA0.TA1                  | 1                                      | 1       | default |
|                             |   | VeREF+/A1 <sup>(2)</sup> | X                                      | 1       | = 31    |

(1) X = Don't care

(2) Setting P1SEL.x bit together with P1MAPx = PM\_ANALOG disables the output driver and the input Schmitt trigger.

### 6.14.2 Port P1 (P1.2), Input/Output With Schmitt Trigger

Figure 6-5 shows the port diagram. Table 6-58 summarizes the selection of the pin functions.




Figure 6-5. Port P1 (P1.2) Diagram

Table 6-58. Port P1 (P1.2) Pin Functions

| PIN NAME (P1.x)                    | x | FUNCTION          | CONTROL BITS OR SIGNALS <sup>(1)</sup> |         |         |
|------------------------------------|---|-------------------|----------------------------------------|---------|---------|
|                                    |   |                   | P1DIR.x                                | P1SEL.x | P1MAPx  |
| P1.2/PM_UCA0RXD/<br>PM_UCA0SOMI/A0 | 2 | P1.2 (I/O)        | I: 0; O: 1                             | 0       | X       |
|                                    |   | UCA0RXD/UCA0SOMI  | X                                      | 1       | default |
|                                    |   | A0 <sup>(2)</sup> | X                                      | 1       | = 31    |

(1) X = Don't care

(2) Setting P1SEL.x bit together with P1MAPx = PM\_ANALOG disables the output driver and the input Schmitt trigger.

### 6.14.3 Port P1 (P1.3 to P1.5) Input/Output With Schmitt Trigger

图 6-6 shows the port diagram. 表 6-59 summarizes the selection of the pin functions.




图 6-6. Port P1 (P1.3 to P1.5) Diagram

表 6-59. Port P1 (P1.3 to P1.5) Pin Functions

| PIN NAME (P1.x)                                | x | FUNCTION                  | CONTROL BITS OR SIGNALS <sup>(1)</sup> |         |         |
|------------------------------------------------|---|---------------------------|----------------------------------------|---------|---------|
|                                                |   |                           | P1DIR.x                                | P1SEL.x | P1MAPx  |
| P1.3/PM_UCA0TXD/<br>PM_UCA0SIMO/R03            | 3 | P1.3 (I/O)                | I: 0; O: 1                             | 0       | X       |
|                                                |   | UCA0TXD/UCA0SIMO          | X                                      | 1       | default |
|                                                |   | R03 <sup>(2)</sup>        | X                                      | 1       | = 31    |
| P1.4/PM_UCA1RXD/<br>PM_UCA1SOMI/<br>LCDREF/R13 | 4 | P1.4 (I/O)                | I: 0; O: 1                             | 0       | X       |
|                                                |   | UCA1RXD/UCA1SOMI          | X                                      | 1       | default |
|                                                |   | LCDREF/R13 <sup>(2)</sup> | X                                      | 1       | = 31    |
| P1.5/PM_UCA1TXD/<br>PM_UCA1SIMO/R23            | 5 | P1.5 (I/O)                | I: 0; O: 1                             | 0       | X       |
|                                                |   | UCA1TXD/UCA1SIMO          | X                                      | 1       | default |
|                                                |   | R23 <sup>(2)</sup>        | X                                      | 1       | = 31    |

(1) X = Don't care

(2) Setting P1SEL.x bit together with P1MAPx = PM\_ANALOG disables the output driver and the input Schmitt trigger.

#### 6.14.4 Port P1 (P1.6 and P1.7), Port P2 (P2.0 and P2.1) (PZ Package Only) Input/Output With Schmitt Trigger

Figure 6-7 shows the port diagram. Table 6-60 and Table 6-61 summarize the selection of the pin functions.




Figure 6-7. Port P1 (P1.6 and P1.7), Port P2 (P2.0 and P2.1) (PZ Package Only) Diagram

**表 6-60. Port P1 (P1.6 and P1.7) Pin Functions**

| PIN NAME (P1.x)      | x | FUNCTION                                         | CONTROL BITS OR SIGNALS <sup>(1)</sup> |         |         |                             |
|----------------------|---|--------------------------------------------------|----------------------------------------|---------|---------|-----------------------------|
|                      |   |                                                  | P1DIR.x                                | P1SEL.x | P1MAPx  | COM4, COM5<br>Enable Signal |
| P1.6/PM_UCA0CLK/COM4 | 6 | P1.6 (I/O)                                       | I: 0; O: 1                             | 0       | X       | 0                           |
|                      |   | UCA0CLK                                          | X                                      | 1       | default | 0                           |
|                      |   | Output driver and input Schmitt trigger disabled | X                                      | 1       | = 31    | 0                           |
|                      |   | COM4                                             | X                                      | X       | X       | 1                           |
| P1.7/PM_UCB0CLK/COM5 | 7 | P1.7 (I/O)                                       | I: 0; O: 1                             | 0       | X       | 0                           |
|                      |   | UCB0CLK                                          | X                                      | 1       | default | 0                           |
|                      |   | Output driver and input Schmitt trigger disabled | X                                      | 1       | = 31    | 0                           |
|                      |   | COM5                                             | X                                      | X       | X       | 1                           |

(1) X = Don't care

**表 6-61. Port P2 (P2.0 and P2.1) Pin Functions (PZ Package Only)**

| PIN NAME (P2.x)                      | x | FUNCTION                                         | CONTROL BITS OR SIGNALS <sup>(1)</sup> |         |         |                             |
|--------------------------------------|---|--------------------------------------------------|----------------------------------------|---------|---------|-----------------------------|
|                                      |   |                                                  | P2DIR.x                                | P2SEL.x | P2MAPx  | COM6, COM7<br>Enable Signal |
| P2.0/PM_UCB0SOMI/<br>PM_UCB0SCL/COM6 | 0 | P2.0 (I/O)                                       | I: 0; O: 1                             | 0       | X       | 0                           |
|                                      |   | UCB0SOMI/UCB0SCL                                 | X                                      | 1       | default | 0                           |
|                                      |   | Output driver and input Schmitt trigger disabled | X                                      | 1       | = 31    | 0                           |
|                                      |   | COM6                                             | X                                      | X       | X       | 1                           |
| P2.1/PM_UCB0SIMO/<br>PM_UCB0SDA/COM7 | 1 | P2.1 (I/O)                                       | I: 0; O: 1                             | 0       | X       | 0                           |
|                                      |   | UCB0SIMO/UCB0SDA                                 | X                                      | 1       | default | 0                           |
|                                      |   | Output driver and input Schmitt trigger disabled | X                                      | 1       | = 31    | 0                           |
|                                      |   | COM7                                             | X                                      | X       | X       | 1                           |

(1) X = Don't care

### 6.14.5 Port P2 (P2.2 to P2.7) Input/Output With Schmitt Trigger (PZ Package Only)

Figure 6-8 shows the port diagram. Table 6-62 summarizes the selection of the pin functions.




Figure 6-8. Port P2 (P2.2 to P2.7) Diagram (PZ Package Only)

**表 6-62. Port P2 (P2.2 to P2.7) Pin Functions (PZ Package Only)**

| PIN NAME (P2.x)                 | x | FUNCTION                                         | CONTROL BITS OR SIGNALS <sup>(1)</sup> |         |         |
|---------------------------------|---|--------------------------------------------------|----------------------------------------|---------|---------|
|                                 |   |                                                  | P2DIR.x                                | P2SEL.x | P2MAPx  |
| P2.2/PM_UCA2RXD/<br>PM_UCA2SOMI | 2 | P2.2 (I/O)                                       | I: 0; O: 1                             | 0       | X       |
|                                 |   | UCA2RXD/UCA2SOMI                                 | X                                      | 1       | default |
|                                 |   | Output driver and input Schmitt trigger disabled | X                                      | 1       | = 31    |
| P2.3/PM_UCA2TXD/<br>PM_UCA2SIMO | 3 | P2.3 (I/O)                                       | I: 0; O: 1                             | 0       | X       |
|                                 |   | UCA2TXD/UCA2SIMO                                 | X                                      | 1       | default |
|                                 |   | Output driver and input Schmitt trigger disabled | X                                      | 1       | = 31    |
| P2.4/PM_UCA1CLK                 | 4 | P2.4 (I/O)                                       | I: 0; O: 1                             | 0       | X       |
|                                 |   | UCA1CLK                                          | X                                      | 1       | default |
|                                 |   | Output driver and input Schmitt trigger disabled | X                                      | 1       | = 31    |
| P2.5/PM_UCA2CLK                 | 5 | P2.5 (I/O)                                       | I: 0; O: 1                             | 0       | X       |
|                                 |   | UCA2CLK                                          | X                                      | 1       | default |
|                                 |   | Output driver and input Schmitt trigger disabled | X                                      | 1       | = 31    |
| P2.6/PM_TA1.0                   | 6 | P2.6 (I/O)                                       | I: 0; O: 1                             | 0       | X       |
|                                 |   | TA1.CC10A                                        | 0                                      | 1       | default |
|                                 |   | TA1.TA0                                          | 1                                      | 1       | default |
|                                 |   | Output driver and input Schmitt trigger disabled | X                                      | 1       | = 31    |
| P2.7/PM_TA1.1                   | 7 | P2.7 (I/O)                                       | I: 0; O: 1                             | 0       | X       |
|                                 |   | TA1.CC11A                                        | 0                                      | 1       | default |
|                                 |   | TA1.TA1                                          | 1                                      | 1       | default |
|                                 |   | Output driver and input Schmitt trigger disabled | X                                      | 1       | = 31    |

(1) X = Don't care

### 6.14.6 Port P3 (P3.0 to P3.3) Input/Output With Schmitt Trigger (PZ Package Only)

图 6-9 shows the port diagram. 表 6-63 summarizes the selection of the pin functions.




图 6-9. Port P3 (P3.0 to P3.3) Diagram (PZ Package Only)

表 6-63. Port P3 (P3.0 to P3.3) Pin Functions (PZ Package Only)

| PIN NAME (P3.x)             | x | FUNCTION                                         | CONTROL BITS OR SIGNALS <sup>(1)</sup> |         |         |
|-----------------------------|---|--------------------------------------------------|----------------------------------------|---------|---------|
|                             |   |                                                  | P3DIR.x                                | P3SEL.x | P3MAPx  |
| P3.0/PM_TA2.0               | 0 | P3.0 (I/O)                                       | I: 0; O: 1                             | 0       | X       |
|                             |   | TA2.CC10A                                        | 0                                      | 1       | default |
|                             |   | TA2.TA0                                          | 1                                      | 1       | default |
|                             |   | Output driver and input Schmitt trigger disabled | X                                      | 1       | = 31    |
| P3.1/PM_TA2.1               | 1 | P3.1 (I/O)                                       | I: 0; O: 1                             | 0       | X       |
|                             |   | TA2.CC11A                                        | 0                                      | 1       | default |
|                             |   | TA2.TA1                                          | 1                                      | 1       | default |
|                             |   | Output driver and input Schmitt trigger disabled | X                                      | 1       | = 31    |
| P3.2/PM_TACLK/<br>PM_RTCCLK | 2 | P3.2 (I/O)                                       | I: 0; O: 1                             | 0       | X       |
|                             |   | TACLK                                            | 0                                      | 1       | default |
|                             |   | RTCCLK                                           | 1                                      | 1       | default |
|                             |   | Output driver and input Schmitt trigger disabled | X                                      | 1       | = 31    |
| P3.3/PM_TA0.2               | 3 | P3.3 (I/O)                                       | I: 0; O: 1                             | 0       | X       |
|                             |   | TA0.CC12A                                        | 0                                      | 1       | default |
|                             |   | TA0.TA2                                          | 1                                      | 1       | default |
|                             |   | Output driver and input Schmitt trigger disabled | X                                      | 1       | = 31    |

(1) X = Don't care

### 6.14.7 Port P3 (P3.4 to P3.7) Input/Output With Schmitt Trigger (PZ Package Only)

Figure 6-10 shows the port diagram. Table 6-64 summarizes the selection of the pin functions.




Figure 6-10. Port P3 (P3.4 to P3.7) Diagram (PZ Package Only)

表 6-64. Port P3 (P3.4 to P3.7) Pin Functions (PZ Package Only)

| PIN NAME (P3.x)    | x | FUNCTION                                         | CONTROL BITS OR SIGNALS <sup>(1)</sup> |         |         |                  |
|--------------------|---|--------------------------------------------------|----------------------------------------|---------|---------|------------------|
|                    |   |                                                  | P3DIR.x                                | P3SEL.x | P3MAPx  | LCDS39 to LCDS36 |
| P3.4/PM_SDCLK/S39  | 4 | P3.4 (I/O)                                       | I: 0; O: 1                             | 0       | X       | 0                |
|                    |   | SDCLK                                            | X                                      | 1       | default | 0                |
|                    |   | Output driver and input Schmitt trigger disabled | X                                      | 1       | = 31    | 0                |
|                    |   | S39                                              | X                                      | X       | X       | 1                |
| P3.5/PM_SD0DIO/S38 | 5 | P3.5 (I/O)                                       | I: 0; O: 1                             | 0       | X       | 0                |
|                    |   | SD0DIO                                           | X                                      | 1       | default | 0                |
|                    |   | Output driver and input Schmitt trigger disabled | X                                      | 1       | = 31    | 0                |
|                    |   | S38                                              | X                                      | X       | X       | 1                |
| P3.6/PM_SD1DIO/S37 | 6 | P3.6 (I/O)                                       | I: 0; O: 1                             | 0       | X       | 0                |
|                    |   | SD1DIO                                           | X                                      | 1       | default | 0                |
|                    |   | Output driver and input Schmitt trigger disabled | X                                      | 1       | = 31    | 0                |
|                    |   | S37                                              | X                                      | X       | X       | 1                |
| P3.7/PM_SD2DIO/S36 | 7 | P3.7 (I/O)                                       | I: 0; O: 1                             | 0       | X       | 0                |
|                    |   | SD2DIO                                           | X                                      | 1       | default | 0                |
|                    |   | Output driver and input Schmitt trigger disabled | X                                      | 1       | = 31    | 0                |
|                    |   | S36                                              | X                                      | X       | X       | 1                |

(1) X = Don't care

#### 6.14.8 Port P4 (P4.0 to P4.7), Port P5 (P5.0 to P5.7), Port P6 (P6.0 to P6.7), Port P7 (P7.0 to P7.7), Port P8 (P8.0 to P8.3) Input/Output With Schmitt Trigger (PZ Package Only)

Figure 6-11 shows the port diagram. Table 6-65 through Table 6-69 summarize the selection of the pin functions.




Figure 6-11. Port P4 (P4.0 to P4.7), Port P5 (P5.0 to P5.7), Port P6 (P6.0 to P6.7), Port P7 (P7.0 to P7.7), Port P8 (P8.0 to P8.3) Diagram (PZ Package Only)

表 6-65. Port P4 (P4.0 to P4.7) Pin Functions (PZ Package Only)

| PIN NAME (P4.x) | x | FUNCTION   | CONTROL BITS OR SIGNALS <sup>(1)</sup> |         |                  |
|-----------------|---|------------|----------------------------------------|---------|------------------|
|                 |   |            | P4DIR.x                                | P4SEL.x | LCDS35 to LCDS28 |
| P4.0/S35        | 0 | P4.0 (I/O) | I: 0; O: 1                             | 0       | 0                |
|                 |   | N/A        | 0                                      | 1       | 0                |
|                 |   | DVSS       | 1                                      | 1       | 0                |
|                 |   | S35        | X                                      | X       | 1                |
| P4.1/S34        | 1 | P4.1 (I/O) | I: 0; O: 1                             | 0       | 0                |
|                 |   | N/A        | 0                                      | 1       | 0                |
|                 |   | DVSS       | 1                                      | 1       | 0                |
|                 |   | S34        | X                                      | X       | 1                |
| P4.2/S33        | 2 | P4.2 (I/O) | I: 0; O: 1                             | 0       | 0                |
|                 |   | N/A        | 0                                      | 1       | 0                |
|                 |   | DVSS       | 1                                      | 1       | 0                |
|                 |   | S33        | X                                      | X       | 1                |
| P4.3/S32        | 3 | P4.3 (I/O) | I: 0; O: 1                             | 0       | 0                |
|                 |   | N/A        | 0                                      | 1       | 0                |
|                 |   | DVSS       | 1                                      | 1       | 0                |
|                 |   | S32        | X                                      | X       | 1                |
| P4.4/S31        | 4 | P4.4 (I/O) | I: 0; O: 1                             | 0       | 0                |
|                 |   | N/A        | 0                                      | 1       | 0                |
|                 |   | DVSS       | 1                                      | 1       | 0                |
|                 |   | S31        | X                                      | X       | 1                |
| P4.5/S30        | 5 | P4.5 (I/O) | I: 0; O: 1                             | 0       | 0                |
|                 |   | N/A        | 0                                      | 1       | 0                |
|                 |   | DVSS       | 1                                      | 1       | 0                |
|                 |   | S30        | X                                      | X       | 1                |
| P4.6/S29        | 6 | P4.6 (I/O) | I: 0; O: 1                             | 0       | 0                |
|                 |   | N/A        | 0                                      | 1       | 0                |
|                 |   | DVSS       | 1                                      | 1       | 0                |
|                 |   | S29        | X                                      | X       | 1                |
| P4.7/S28        | 7 | P4.7 (I/O) | I: 0; O: 1                             | 0       | 0                |
|                 |   | N/A        | 0                                      | 1       | 0                |
|                 |   | DVSS       | 1                                      | 1       | 0                |
|                 |   | S28        | X                                      | X       | 1                |

(1) X = Don't care

**表 6-66. Port P5 (P5.0 to P5.7) Pin Functions (PZ Package Only)**

| PIN NAME (P5.x) | x | FUNCTION   | CONTROL BITS OR SIGNALS <sup>(1)</sup> |         |                  |
|-----------------|---|------------|----------------------------------------|---------|------------------|
|                 |   |            | P5DIR.x                                | P5SEL.x | LCDS27 to LCDS20 |
| P5.0/S27        | 0 | P5.0 (I/O) | I: 0; O: 1                             | 0       | 0                |
|                 |   | N/A        | 0                                      | 1       | 0                |
|                 |   | DVSS       | 1                                      | 1       | 0                |
|                 |   | S27        | X                                      | X       | 1                |
| P5.1/S26        | 1 | P5.1 (I/O) | I: 0; O: 1                             | 0       | 0                |
|                 |   | N/A        | 0                                      | 1       | 0                |
|                 |   | DVSS       | 1                                      | 1       | 0                |
|                 |   | S26        | X                                      | X       | 1                |
| P5.2/S25        | 2 | P5.2 (I/O) | I: 0; O: 1                             | 0       | 0                |
|                 |   | N/A        | 0                                      | 1       | 0                |
|                 |   | DVSS       | 1                                      | 1       | 0                |
|                 |   | S25        | X                                      | X       | 1                |
| P5.3/S24        | 3 | P5.3 (I/O) | I: 0; O: 1                             | 0       | 0                |
|                 |   | N/A        | 0                                      | 1       | 0                |
|                 |   | DVSS       | 1                                      | 1       | 0                |
|                 |   | S24        | X                                      | X       | 1                |
| P5.4/S23        | 4 | P5.4 (I/O) | I: 0; O: 1                             | 0       | 0                |
|                 |   | N/A        | 0                                      | 1       | 0                |
|                 |   | DVSS       | 1                                      | 1       | 0                |
|                 |   | S23        | X                                      | X       | 1                |
| P5.5/S22        | 5 | P5.5 (I/O) | I: 0; O: 1                             | 0       | 0                |
|                 |   | N/A        | 0                                      | 1       | 0                |
|                 |   | DVSS       | 1                                      | 1       | 0                |
|                 |   | S22        | X                                      | X       | 1                |
| P5.6/S21        | 6 | P5.6 (I/O) | I: 0; O: 1                             | 0       | 0                |
|                 |   | N/A        | 0                                      | 1       | 0                |
|                 |   | DVSS       | 1                                      | 1       | 0                |
|                 |   | S21        | X                                      | X       | 1                |
| P5.7/S20        | 7 | P5.7 (I/O) | I: 0; O: 1                             | 0       | 0                |
|                 |   | N/A        | 0                                      | 1       | 0                |
|                 |   | DVSS       | 1                                      | 1       | 0                |
|                 |   | S20        | X                                      | X       | 1                |

(1) X = Don't care

表 6-67. Port P6 (P6.0 to P6.7) Pin Functions (PZ Package Only)

| PIN NAME (P6.x) | x | FUNCTION   | CONTROL BITS OR SIGNALS <sup>(1)</sup> |         |                  |
|-----------------|---|------------|----------------------------------------|---------|------------------|
|                 |   |            | P6DIR.x                                | P6SEL.x | LCDS19 to LCDS12 |
| P6.0/S19        | 0 | P6.0 (I/O) | I: 0; O: 1                             | 0       | 0                |
|                 |   | N/A        | 0                                      | 1       | 0                |
|                 |   | DVSS       | 1                                      | 1       | 0                |
|                 |   | S19        | X                                      | X       | 1                |
| P6.1/S18        | 1 | P6.1 (I/O) | I: 0; O: 1                             | 0       | 0                |
|                 |   | N/A        | 0                                      | 1       | 0                |
|                 |   | DVSS       | 1                                      | 1       | 0                |
|                 |   | S18        | X                                      | X       | 1                |
| P6.2/S17        | 2 | P6.2 (I/O) | I: 0; O: 1                             | 0       | 0                |
|                 |   | N/A        | 0                                      | 1       | 0                |
|                 |   | DVSS       | 1                                      | 1       | 0                |
|                 |   | S17        | X                                      | X       | 1                |
| P6.3/S16        | 3 | P6.3 (I/O) | I: 0; O: 1                             | 0       | 0                |
|                 |   | N/A        | 0                                      | 1       | 0                |
|                 |   | DVSS       | 1                                      | 1       | 0                |
|                 |   | S16        | X                                      | X       | 1                |
| P6.4/S15        | 4 | P6.4 (I/O) | I: 0; O: 1                             | 0       | 0                |
|                 |   | N/A        | 0                                      | 1       | 0                |
|                 |   | DVSS       | 1                                      | 1       | 0                |
|                 |   | S15        | X                                      | X       | 1                |
| P6.5/S14        | 5 | P6.5 (I/O) | I: 0; O: 1                             | 0       | 0                |
|                 |   | N/A        | 0                                      | 1       | 0                |
|                 |   | DVSS       | 1                                      | 1       | 0                |
|                 |   | S14        | X                                      | X       | 1                |
| P6.6/S13        | 6 | P6.6 (I/O) | I: 0; O: 1                             | 0       | 0                |
|                 |   | N/A        | 0                                      | 1       | 0                |
|                 |   | DVSS       | 1                                      | 1       | 0                |
|                 |   | S13        | X                                      | X       | 1                |
| P6.7/S12        | 7 | P6.7 (I/O) | I: 0; O: 1                             | 0       | 0                |
|                 |   | N/A        | 0                                      | 1       | 0                |
|                 |   | DVSS       | 1                                      | 1       | 0                |
|                 |   | S12        | X                                      | X       | 1                |

(1) X = Don't care

**表 6-68. Port P7 (P7.0 to P7.7) Pin Functions (PZ Package Only)**

| PIN NAME (P7.x) | x | FUNCTION   | CONTROL BITS OR SIGNALS <sup>(1)</sup> |         |                 |
|-----------------|---|------------|----------------------------------------|---------|-----------------|
|                 |   |            | P7DIR.x                                | P7SEL.x | LCDS11 to LCDS4 |
| P7.0/S11        | 0 | P7.0 (I/O) | I: 0; O: 1                             | 0       | 0               |
|                 |   | N/A        | 0                                      | 1       | 0               |
|                 |   | DVSS       | 1                                      | 1       | 0               |
|                 |   | S11        | X                                      | X       | 1               |
| P7.1/S10        | 1 | P7.1 (I/O) | I: 0; O: 1                             | 0       | 0               |
|                 |   | N/A        | 0                                      | 1       | 0               |
|                 |   | DVSS       | 1                                      | 1       | 0               |
|                 |   | S10        | X                                      | X       | 1               |
| P7.2/S9         | 2 | P7.2 (I/O) | I: 0; O: 1                             | 0       | 0               |
|                 |   | N/A        | 0                                      | 1       | 0               |
|                 |   | DVSS       | 1                                      | 1       | 0               |
|                 |   | S9         | X                                      | X       | 1               |
| P7.3/S8         | 3 | P7.3 (I/O) | I: 0; O: 1                             | 0       | 0               |
|                 |   | N/A        | 0                                      | 1       | 0               |
|                 |   | DVSS       | 1                                      | 1       | 0               |
|                 |   | S8         | X                                      | X       | 1               |
| P7.4/S7         | 4 | P7.4 (I/O) | I: 0; O: 1                             | 0       | 0               |
|                 |   | N/A        | 0                                      | 1       | 0               |
|                 |   | DVSS       | 1                                      | 1       | 0               |
|                 |   | S7         | X                                      | X       | 1               |
| P7.5/S6         | 5 | P7.5 (I/O) | I: 0; O: 1                             | 0       | 0               |
|                 |   | N/A        | 0                                      | 1       | 0               |
|                 |   | DVSS       | 1                                      | 1       | 0               |
|                 |   | S6         | X                                      | X       | 1               |
| P7.6/S5         | 6 | P7.6 (I/O) | I: 0; O: 1                             | 0       | 0               |
|                 |   | N/A        | 0                                      | 1       | 0               |
|                 |   | DVSS       | 1                                      | 1       | 0               |
|                 |   | S5         | X                                      | X       | 1               |
| P7.7/S4         | 7 | P7.7 (I/O) | I: 0; O: 1                             | 0       | 0               |
|                 |   | N/A        | 0                                      | 1       | 0               |
|                 |   | DVSS       | 1                                      | 1       | 0               |
|                 |   | S4         | X                                      | X       | 1               |

(1) X = Don't care

表 6-69. Port P8 (P8.0 to P8.3) Pin Functions (PZ Package Only)

| PIN NAME (P8.x) | x | FUNCTION   | CONTROL BITS OR SIGNALS <sup>(1)</sup> |         |                |
|-----------------|---|------------|----------------------------------------|---------|----------------|
|                 |   |            | P8DIR.x                                | P8SEL.x | LCDS3 to LCDS0 |
| P8.0/S3         | 0 | P8.0 (I/O) | I: 0; O: 1                             | 0       | 0              |
|                 |   | N/A        | 0                                      | 1       | 0              |
|                 |   | DVSS       | 1                                      | 1       | 0              |
|                 |   | S3         | X                                      | X       | 1              |
| P8.1/S2         | 1 | P8.1 (I/O) | I: 0; O: 1                             | 0       | 0              |
|                 |   | N/A        | 0                                      | 1       | 0              |
|                 |   | DVSS       | 1                                      | 1       | 0              |
|                 |   | S2         | X                                      | X       | 1              |
| P8.2/S1         | 2 | P8.2 (I/O) | I: 0; O: 1                             | 0       | 0              |
|                 |   | N/A        | 0                                      | 1       | 0              |
|                 |   | DVSS       | 1                                      | 1       | 0              |
|                 |   | S1         | X                                      | X       | 1              |
| P8.3/S0         | 3 | P8.3 (I/O) | I: 0; O: 1                             | 0       | 0              |
|                 |   | N/A        | 0                                      | 1       | 0              |
|                 |   | DVSS       | 1                                      | 1       | 0              |
|                 |   | S0         | X                                      | X       | 1              |

(1) X = Don't care

### 6.14.9 Port P8 (P8.4 to P8.7) Input/Output With Schmitt Trigger (PZ Package Only)

图 6-12 shows the port diagram. 表 6-70 summarizes the selection of the pin functions.




图 6-12. Port P8 (P8.4 to P8.7) Diagram (PZ Package Only)

表 6-70. Port P8 (P8.4 to P8.7) Pin Functions (PZ Package Only)

| PIN NAME (P8.x) | x | FUNCTION   | CONTROL BITS OR SIGNALS |         |
|-----------------|---|------------|-------------------------|---------|
|                 |   |            | P8DIR.x                 | P8SEL.x |
| P8.4/TA1.0      | 4 | P8.4 (I/O) | I: 0; O: 1              | 0       |
|                 |   | TA1.CCI0A  | 0                       | 1       |
|                 |   | TA1.TA0    | 1                       | 1       |
| P8.5/TA1.1      | 5 | P8.5 (I/O) | I: 0; O: 1              | 0       |
|                 |   | TA1.CCI1A  | 0                       | 1       |
|                 |   | TA1.TA1    | 1                       | 1       |
| P8.6/TA2.0      | 6 | P8.6 (I/O) | I: 0; O: 1              | 0       |
|                 |   | TA2.CCI0A  | 0                       | 1       |
|                 |   | TA2.TA0    | 1                       | 1       |
| P8.7/TA2.1      | 7 | P8.7 (I/O) | I: 0; O: 1              | 0       |
|                 |   | TA2.CCI1A  | 0                       | 1       |
|                 |   | TA2.TA1    | 1                       | 1       |

**6.14.10 Port P9 (P9.0) Input/Output With Schmitt Trigger (PZ Package Only)**

图 6-13 shows the port diagram. 表 6-71 summarizes the selection of the pin functions.




图 6-13. Port P9 (P9.0) Diagram (PZ Package Only)

表 6-71. Port P9 (P9.0) Pin Functions (PZ Package Only)

| PIN NAME (P9.x)   | x | FUNCTION   | CONTROL BITS OR SIGNALS |         |
|-------------------|---|------------|-------------------------|---------|
|                   |   |            | P9DIR.x                 | P9SEL.x |
| P9.0/TACLK/RTCCLK | 0 | P9.0 (I/O) | I: 0; O: 1              | 0       |
|                   |   | TACLK      | 0                       | 1       |
|                   |   | RTCCLK     | 1                       | 1       |

### 6.14.11 Port P9 (P9.1 to P9.3) Input/Output With Schmitt Trigger (PZ Package Only)

Figure 6-14 shows the port diagram. Table 6-72 summarizes the selection of the pin functions.




Figure 6-14. Port P9 (P9.1 to P9.3) Diagram (PZ Package Only)

Table 6-72. Port P9 (P9.1 to P9.3) Pin Functions (PZ Package Only)

| PIN NAME (P9.x) | x | FUNCTION          | CONTROL BITS OR SIGNALS <sup>(1)</sup> |         |
|-----------------|---|-------------------|----------------------------------------|---------|
|                 |   |                   | P9DIR.x                                | P9SEL.x |
| P9.1/A5         | 1 | P9.1 (I/O)        | I: 0; O: 1                             | 0       |
|                 |   | A5 <sup>(2)</sup> | X                                      | 1       |
| P9.2/A4         | 2 | P9.2 (I/O)        | I: 0; O: 1                             | 0       |
|                 |   | A4 <sup>(2)</sup> | X                                      | 1       |
| P9.3/A3         | 3 | P9.3 (I/O)        | I: 0; O: 1                             | 0       |
|                 |   | A3 <sup>(2)</sup> | X                                      | 1       |

(1) X = Don't care

(2) Setting P9SEL.x bit disables the output driver and the input Schmitt trigger.

### 6.14.12 Port P2 (P2.0 and P2.1) Input/Output With Schmitt Trigger (PN Package Only)

Figure 6-15 shows the port diagram. Table 6-73 summarizes the selection of the pin functions.




Figure 6-15. Port P2 (P2.0 and P2.1) Diagram (PN Package Only)

**表 6-73. Port P2 (P2.0 and P2.1) Pin Functions (PN Package Only)**

| PIN NAME (P2.x)                              | x | FUNCTION                                            | CONTROL BITS OR SIGNALS <sup>(1)</sup> |         |         |                   |                                   |
|----------------------------------------------|---|-----------------------------------------------------|----------------------------------------|---------|---------|-------------------|-----------------------------------|
|                                              |   |                                                     | P2DIR.x                                | P2SEL.x | P2MAPx  | LCDS39,<br>LCDS38 | COM6,<br>COM7<br>Enable<br>Signal |
| P2.0/PM_UCB0SOMI/<br>PM_UCB0SCL/COM6/<br>S39 | 0 | P2.0 (I/O)                                          | I: 0; O: 1                             | 0       | X       | 0                 | 0                                 |
|                                              |   | UCB0SOMI/UCB0SCL                                    | X                                      | 1       | default | 0                 | 0                                 |
|                                              |   | Output driver and input<br>Schmitt trigger disabled | X                                      | 1       | = 31    | 0                 | 0                                 |
|                                              |   | COM6                                                | X                                      | X       | X       | X                 | 1                                 |
|                                              |   | S39                                                 | X                                      | X       | X       | 1                 | 0                                 |
| P2.1/PM_UCB0SIMO/<br>PM_UCB0SDA/COM7/<br>S38 | 1 | P2.1 (I/O)                                          | I: 0; O: 1                             | 0       | X       | 0                 | 0                                 |
|                                              |   | UCB0SIMO/UCB0SDA                                    | X                                      | 1       | default | 0                 | 0                                 |
|                                              |   | Output driver and input<br>Schmitt trigger disabled | X                                      | 1       | = 31    | 0                 | 0                                 |
|                                              |   | COM7                                                | X                                      | X       | X       | X                 | 1                                 |
|                                              |   | S38                                                 | X                                      | X       | X       | 1                 | 0                                 |

(1) X = Don't care

### 6.14.13 Port P2 (P2.2 to P2.7) Input/Output With Schmitt Trigger (PN Package Only)

Figure 6-16 shows the port diagram. Table 6-74 summarizes the selection of the pin functions.




Figure 6-16. Port P2 (P2.2 to P2.7) Diagram (PN Package Only)

**表 6-74. Port P2 (P2.2 to P2.7) Pin Functions (PN Package Only)**

| PIN NAME (P2.x)                     | x | FUNCTION                                         | CONTROL BITS OR SIGNALS <sup>(1)</sup> |         |         |                  |
|-------------------------------------|---|--------------------------------------------------|----------------------------------------|---------|---------|------------------|
|                                     |   |                                                  | P2DIR.x                                | P2SEL.x | P2MAPx  | LCDS37 to LCDS32 |
| P2.2/PM_UCA2RXD/<br>PM_UCA2SOMI/S37 | 2 | P2.2 (I/O)                                       | I: 0; O: 1                             | 0       | X       | 0                |
|                                     |   | UCA2RXD/UCA2SOMI                                 | X                                      | 1       | default | 0                |
|                                     |   | Output driver and input Schmitt trigger disabled | X                                      | 1       | = 31    | 0                |
|                                     |   | S37                                              | X                                      | X       | X       | 1                |
| P2.3/PM_UCA2TXD/<br>PM_UCA2SIMO/S36 | 3 | P2.3 (I/O)                                       | I: 0; O: 1                             | 0       | X       | 0                |
|                                     |   | UCA2TXD/UCA2SIMO                                 | X                                      | 1       | default | 0                |
|                                     |   | Output driver and input Schmitt trigger disabled | X                                      | 1       | = 31    | 0                |
|                                     |   | S36                                              | X                                      | X       | X       | 1                |
| P2.4/PM_UCA1CLK/S35                 | 4 | P2.4 (I/O)                                       | I: 0; O: 1                             | 0       | X       | 0                |
|                                     |   | UCA1CLK                                          | X                                      | 1       | default | 0                |
|                                     |   | Output driver and input Schmitt trigger disabled | X                                      | 1       | = 31    | 0                |
|                                     |   | S35                                              | X                                      | X       | X       | 1                |
| P2.5/PM_UCA2CLK/S34                 | 5 | P2.5 (I/O)                                       | I: 0; O: 1                             | 0       | X       | 0                |
|                                     |   | UCA2CLK                                          | X                                      | 1       | default | 0                |
|                                     |   | Output driver and input Schmitt trigger disabled | X                                      | 1       | = 31    | 0                |
|                                     |   | S34                                              | X                                      | X       | X       | 1                |
| P2.6/PM_TA1.0/S33                   | 6 | P2.6 (I/O)                                       | I: 0; O: 1                             | 0       | X       | 0                |
|                                     |   | TA1.CCI0A                                        | 0                                      | 1       | default | 0                |
|                                     |   | TA1.TA0                                          | 1                                      | 1       | default | 0                |
|                                     |   | Output driver and input Schmitt trigger disabled | X                                      | 1       | = 31    | 0                |
|                                     |   | S33                                              | X                                      | X       | X       | 1                |
| P2.7/PM_TA1.1/S32                   | 7 | P2.7 (I/O)                                       | I: 0; O: 1                             | 0       | X       | 0                |
|                                     |   | TA1.CCI1A                                        | 0                                      | 1       | default | 0                |
|                                     |   | TA1.TA1                                          | 1                                      | 1       | default | 0                |
|                                     |   | Output driver and input Schmitt trigger disabled | X                                      | 1       | = 31    | 0                |
|                                     |   | S32                                              | X                                      | X       | X       | 1                |

(1) X = Don't care

#### 6.14.14 Port P3 (P3.0 to P3.7) Input/Output With Schmitt Trigger (PN Package Only)

Figure 6-17 shows the port diagram. Table 6-75 summarizes the selection of the pin functions.




Figure 6-17. Port P3 (P3.0 to P3.7) Diagram (PN Package Only)

**表 6-75. Port P3 (P3.0 to P3.7) Pin Functions (PN Package Only)**

| PIN NAME (P3.x)                 | x | FUNCTION                                         | CONTROL BITS OR SIGNALS <sup>(1)</sup> |         |         |                  |
|---------------------------------|---|--------------------------------------------------|----------------------------------------|---------|---------|------------------|
|                                 |   |                                                  | P3DIR.x                                | P3SEL.x | P3MAPx  | LCDS31 to LCDS24 |
| P3.0/PM_TA2.0/S31               | 0 | P3.0 (I/O)                                       | I: 0; O: 1                             | 0       | X       | 0                |
|                                 |   | TA2.CCI0A                                        | 0                                      | 1       | default | 0                |
|                                 |   | TA2.TA0                                          | 1                                      | 1       | default | 0                |
|                                 |   | Output driver and input Schmitt trigger disabled | X                                      | 1       | = 31    | 0                |
|                                 |   | S31                                              | X                                      | X       | X       | 1                |
| P3.1/PM_TA2.1/S30               | 1 | P3.1 (I/O)                                       | I: 0; O: 1                             | 0       | X       | 0                |
|                                 |   | TA2.CCI1A                                        | 0                                      | 1       | default | 0                |
|                                 |   | TA2.TA1                                          | 1                                      | 1       | default | 0                |
|                                 |   | Output driver and input Schmitt trigger disabled | X                                      | 1       | = 31    | 0                |
|                                 |   | S30                                              | X                                      | X       | X       | 1                |
| P3.2/PM_TACLK/<br>PM_RTCCLK/S29 | 2 | P3.2 (I/O)                                       | I: 0; O: 1                             | 0       | X       | 0                |
|                                 |   | TACLK                                            | 0                                      | 1       | default | 0                |
|                                 |   | RTCCLK                                           | 1                                      | 1       | default | 0                |
|                                 |   | Output driver and input Schmitt trigger disabled | X                                      | 1       | = 31    | 0                |
|                                 |   | S29                                              | X                                      | X       | X       | 1                |
| P3.3/PM_TA0.2/S28               | 3 | P3.3 (I/O)                                       | I: 0; O: 1                             | 0       | X       | 0                |
|                                 |   | TA0.CCI2A                                        | 0                                      | 1       | default | 0                |
|                                 |   | TA0.TA2                                          | 1                                      | 1       | default | 0                |
|                                 |   | Output driver and input Schmitt trigger disabled | X                                      | 1       | = 31    | 0                |
|                                 |   | S28                                              | X                                      | X       | X       | 1                |
| P3.4/PM_SDCLK/S27               | 4 | P3.4 (I/O)                                       | I: 0; O: 1                             | 0       | X       | 0                |
|                                 |   | SDCLK                                            | X                                      | 1       | default | 0                |
|                                 |   | Output driver and input Schmitt trigger disabled | X                                      | 1       | = 31    | 0                |
|                                 |   | S27                                              | X                                      | X       | X       | 1                |
| P3.5/PM_SD0DIO/S26              | 5 | P3.5 (I/O)                                       | I: 0; O: 1                             | 0       | X       | 0                |
|                                 |   | SD0DIO                                           | X                                      | 1       | default | 0                |
|                                 |   | Output driver and input Schmitt trigger disabled | X                                      | 1       | = 31    | 0                |
|                                 |   | S26                                              | X                                      | X       | X       | 1                |
| P3.6/PM_SD1DIO/S25              | 6 | P3.6 (I/O)                                       | I: 0; O: 1                             | 0       | X       | 0                |
|                                 |   | SD1DIO                                           | X                                      | 1       | default | 0                |
|                                 |   | Output driver and input Schmitt trigger disabled | X                                      | 1       | = 31    | 0                |
|                                 |   | S25                                              | X                                      | X       | X       | 1                |
| P3.7/PM_SD2DIO/S24              | 7 | P3.7 (I/O)                                       | I: 0; O: 1                             | 0       | X       | 0                |
|                                 |   | SD2DIO                                           | X                                      | 1       | default | 0                |
|                                 |   | Output driver and input Schmitt trigger disabled | X                                      | 1       | = 31    | 0                |
|                                 |   | S24                                              | X                                      | X       | X       | 1                |

(1) X = Don't care

### 6.14.15 Port P4 (P4.0 to P4.7), Port P5 (P5.0 to P5.7), Port P6 (P6.0 to P6.7) Input/Output With Schmitt Trigger (PN Package Only)

Figure 6-18 shows the diagram. Table 6-76 through Table 6-78 summarize the selection of the pin functions.




Figure 6-18. Port P4 (P4.0 to P4.7), Port P5 (P5.0 to P5.7), Port P6 (P6.0 to P6.7) Diagram (PN Package Only)

**表 6-76. Port P4 (P4.0 to P4.7) Pin Functions (PN Package Only)**

| PIN NAME (P4.x) | x | FUNCTION   | CONTROL BITS OR SIGNALS <sup>(1)</sup> |         |                  |
|-----------------|---|------------|----------------------------------------|---------|------------------|
|                 |   |            | P4DIR.x                                | P4SEL.x | LCDS23 to LCDS16 |
| P4.0/S23        | 0 | P4.0 (I/O) | I: 0; O: 1                             | 0       | 0                |
|                 |   | N/A        | 0                                      | 1       | 0                |
|                 |   | DVSS       | 1                                      | 1       | 0                |
|                 |   | S23        | X                                      | X       | 1                |
| P4.1/S22        | 1 | P4.1 (I/O) | I: 0; O: 1                             | 0       | 0                |
|                 |   | N/A        | 0                                      | 1       | 0                |
|                 |   | DVSS       | 1                                      | 1       | 0                |
|                 |   | S22        | X                                      | X       | 1                |
| P4.2/S21        | 2 | P4.2 (I/O) | I: 0; O: 1                             | 0       | 0                |
|                 |   | N/A        | 0                                      | 1       | 0                |
|                 |   | DVSS       | 1                                      | 1       | 0                |
|                 |   | S21        | X                                      | X       | 1                |
| P4.3/S20        | 3 | P4.3 (I/O) | I: 0; O: 1                             | 0       | 0                |
|                 |   | N/A        | 0                                      | 1       | 0                |
|                 |   | DVSS       | 1                                      | 1       | 0                |
|                 |   | S20        | X                                      | X       | 1                |
| P4.4/S19        | 4 | P4.4 (I/O) | I: 0; O: 1                             | 0       | 0                |
|                 |   | N/A        | 0                                      | 1       | 0                |
|                 |   | DVSS       | 1                                      | 1       | 0                |
|                 |   | S19        | X                                      | X       | 1                |
| P4.5/S18        | 5 | P4.5 (I/O) | I: 0; O: 1                             | 0       | 0                |
|                 |   | N/A        | 0                                      | 1       | 0                |
|                 |   | DVSS       | 1                                      | 1       | 0                |
|                 |   | S18        | X                                      | X       | 1                |
| P4.6/S17        | 6 | P4.6 (I/O) | I: 0; O: 1                             | 0       | 0                |
|                 |   | N/A        | 0                                      | 1       | 0                |
|                 |   | DVSS       | 1                                      | 1       | 0                |
|                 |   | S17        | X                                      | X       | 1                |
| P4.7/S16        | 7 | P4.7 (I/O) | I: 0; O: 1                             | 0       | 0                |
|                 |   | N/A        | 0                                      | 1       | 0                |
|                 |   | DVSS       | 1                                      | 1       | 0                |
|                 |   | S16        | X                                      | X       | 1                |

(1) X = Don't care

表 6-77. Port P5 (P5.0 to P5.7) Pin Functions (PN Package Only)

| PIN NAME (P5.x) | x | FUNCTION   | CONTROL BITS OR SIGNALS <sup>(1)</sup> |         |                 |
|-----------------|---|------------|----------------------------------------|---------|-----------------|
|                 |   |            | P5DIR.x                                | P5SEL.x | LCDS15 to LCDS8 |
| P5.0/S15        | 0 | P5.0 (I/O) | I: 0; O: 1                             | 0       | 0               |
|                 |   | N/A        | 0                                      | 1       | 0               |
|                 |   | DVSS       | 1                                      | 1       | 0               |
|                 |   | S15        | X                                      | X       | 1               |
| P5.1/S14        | 1 | P5.1 (I/O) | I: 0; O: 1                             | 0       | 0               |
|                 |   | N/A        | 0                                      | 1       | 0               |
|                 |   | DVSS       | 1                                      | 1       | 0               |
|                 |   | S14        | X                                      | X       | 1               |
| P5.2/S13        | 2 | P5.2 (I/O) | I: 0; O: 1                             | 0       | 0               |
|                 |   | N/A        | 0                                      | 1       | 0               |
|                 |   | DVSS       | 1                                      | 1       | 0               |
|                 |   | S13        | X                                      | X       | 1               |
| P5.3/S12        | 3 | P5.3 (I/O) | I: 0; O: 1                             | 0       | 0               |
|                 |   | N/A        | 0                                      | 1       | 0               |
|                 |   | DVSS       | 1                                      | 1       | 0               |
|                 |   | S12        | X                                      | X       | 1               |
| P5.4/S11        | 4 | P5.4 (I/O) | I: 0; O: 1                             | 0       | 0               |
|                 |   | N/A        | 0                                      | 1       | 0               |
|                 |   | DVSS       | 1                                      | 1       | 0               |
|                 |   | S11        | X                                      | X       | 1               |
| P5.5/S10        | 5 | P5.5 (I/O) | I: 0; O: 1                             | 0       | 0               |
|                 |   | N/A        | 0                                      | 1       | 0               |
|                 |   | DVSS       | 1                                      | 1       | 0               |
|                 |   | S10        | X                                      | X       | 1               |
| P5.6/S9         | 6 | P5.6 (I/O) | I: 0; O: 1                             | 0       | 0               |
|                 |   | N/A        | 0                                      | 1       | 0               |
|                 |   | DVSS       | 1                                      | 1       | 0               |
|                 |   | S9         | X                                      | X       | 1               |
| P5.7/S8         | 7 | P5.7 (I/O) | I: 0; O: 1                             | 0       | 0               |
|                 |   | N/A        | 0                                      | 1       | 0               |
|                 |   | DVSS       | 1                                      | 1       | 0               |
|                 |   | S8         | X                                      | X       | 1               |

(1) X = Don't care

**表 6-78. Port P6 (P6.0 to P6.7) Pin Functions (PN Package Only)**

| PIN NAME (P6.x) | x | FUNCTION   | CONTROL BITS OR SIGNALS <sup>(1)</sup> |         |                |
|-----------------|---|------------|----------------------------------------|---------|----------------|
|                 |   |            | P6DIR.x                                | P6SEL.x | LCDS7 to LCDS0 |
| P6.0/S7         | 0 | P6.0 (I/O) | I: 0; O: 1                             | 0       | 0              |
|                 |   | N/A        | 0                                      | 1       | 0              |
|                 |   | DVSS       | 1                                      | 1       | 0              |
|                 |   | S7         | X                                      | X       | 1              |
| P6.1/S6         | 1 | P6.1 (I/O) | I: 0; O: 1                             | 0       | 0              |
|                 |   | N/A        | 0                                      | 1       | 0              |
|                 |   | DVSS       | 1                                      | 1       | 0              |
|                 |   | S6         | X                                      | X       | 1              |
| P6.2/S5         | 2 | P6.2 (I/O) | I: 0; O: 1                             | 0       | 0              |
|                 |   | N/A        | 0                                      | 1       | 0              |
|                 |   | DVSS       | 1                                      | 1       | 0              |
|                 |   | S5         | X                                      | X       | 1              |
| P6.3/S4         | 3 | P6.3 (I/O) | I: 0; O: 1                             | 0       | 0              |
|                 |   | N/A        | 0                                      | 1       | 0              |
|                 |   | DVSS       | 1                                      | 1       | 0              |
|                 |   | S4         | X                                      | X       | 1              |
| P6.4/S3         | 4 | P6.4 (I/O) | I: 0; O: 1                             | 0       | 0              |
|                 |   | N/A        | 0                                      | 1       | 0              |
|                 |   | DVSS       | 1                                      | 1       | 0              |
|                 |   | S3         | X                                      | X       | 1              |
| P6.5/S2         | 5 | P6.5 (I/O) | I: 0; O: 1                             | 0       | 0              |
|                 |   | N/A        | 0                                      | 1       | 0              |
|                 |   | DVSS       | 1                                      | 1       | 0              |
|                 |   | S2         | X                                      | X       | 1              |
| P6.6/S1         | 6 | P6.6 (I/O) | I: 0; O: 1                             | 0       | 0              |
|                 |   | N/A        | 0                                      | 1       | 0              |
|                 |   | DVSS       | 1                                      | 1       | 0              |
|                 |   | S1         | X                                      | X       | 1              |
| P6.7/S0         | 7 | P6.7 (I/O) | I: 0; O: 1                             | 0       | 0              |
|                 |   | N/A        | 0                                      | 1       | 0              |
|                 |   | DVSS       | 1                                      | 1       | 0              |
|                 |   | S0         | X                                      | X       | 1              |

(1) X = Don't care

### 6.14.16 Port PJ (PJ.0) JTAG Pin TDO, Input/Output With Schmitt Trigger or Output

Figure 6-19 shows the port diagram. Table 6-79 summarizes the selection of the pin functions.




Figure 6-19. Port PJ (PJ.0) Diagram

### 6.14.17 Port PJ (PJ.1 to PJ.3) JTAG Pins TMS, TCK, TDI/TCLK, Input/Output With Schmitt Trigger or Output

Figure 6-20 shows the port diagram. Table 6-79 summarizes the selection of the pin functions.




Figure 6-20. Port PJ (PJ.1 to PJ.3) Diagram

Table 6-79. Port PJ (PJ.0 to PJ.3) Pin Functions

| PIN NAME (PJ.x)    | x | FUNCTION                   | CONTROL BITS OR SIGNALS <sup>(1)</sup> |         |                  |
|--------------------|---|----------------------------|----------------------------------------|---------|------------------|
|                    |   |                            | PJDIR.x                                | PJSEL.x | JTAG MODE SIGNAL |
| PJ.0/SMCLK/TDO     | 0 | PJ.0 (I/O) <sup>(2)</sup>  | I: 0; O: 1                             | 0       | 0                |
|                    |   | SMCLK                      | 1                                      | 1       | 0                |
|                    |   | TDO <sup>(3)</sup>         | X                                      | X       | 1                |
| PJ.1/MCLK/TDI/TCLK | 1 | PJ.1 (I/O) <sup>(2)</sup>  | I: 0; O: 1                             | 0       | 0                |
|                    |   | MCLK                       | 1                                      | 1       | 0                |
|                    |   | TDI/TCLK <sup>(3)(4)</sup> | X                                      | X       | 1                |
| PJ.2/ADC10CLK/TMS  | 2 | PJ.2 (I/O) <sup>(2)</sup>  | I: 0; O: 1                             | 0       | 0                |
|                    |   | ADC10CLK                   | 1                                      | 1       | 0                |
|                    |   | TMS <sup>(3)(4)</sup>      | X                                      | X       | 1                |
| PJ.3/ACLK/TCK      | 3 | PJ.3 (I/O) <sup>(2)</sup>  | I: 0; O: 1                             | 0       | 0                |
|                    |   | ACLK                       | 1                                      | 1       | 0                |
|                    |   | TCK <sup>(3)(4)</sup>      | X                                      | X       | 1                |

(1) X = Don't care

(2) Default condition

(3) The pin direction is controlled by the JTAG module.

(4) In JTAG mode, pullups are activated automatically on TMS, TCK, and TDI/TCLK. PJREN.x are don't care.

## 6.15 Device Descriptors (TLV)

表 6-80 shows the contents of the device descriptor tag-length-value (TLV) structure for each device.

**表 6-80. Device Descriptors**

| DESCRIPTION       |                                                | ADDRESS | SIZE<br>(bytes) | VALUE    |          |
|-------------------|------------------------------------------------|---------|-----------------|----------|----------|
|                   |                                                |         |                 | F67641   | F67621   |
| Info Block        | Info length                                    | 01A00h  | 1               | 06h      | 06h      |
|                   | CRC length                                     | 01A01h  | 1               | 06h      | 06h      |
|                   | CRC value                                      | 01A02h  | 2               | Per unit | Per unit |
|                   | Device ID                                      | 01A04h  | 1               | 39h      | 38h      |
|                   | Device ID                                      | 01A05h  | 1               | 82h      | 82h      |
|                   | Hardware revision                              | 01A06h  | 1               | Per unit | Per unit |
|                   | Firmware revision                              | 01A07h  | 1               | Per unit | Per unit |
| Die Record        | Die record tag                                 | 01A08h  | 1               | 08h      | 08h      |
|                   | Die record length                              | 01A09h  | 1               | 0Ah      | 0Ah      |
|                   | Lot/wafer ID                                   | 01A0Ah  | 4               | Per unit | Per unit |
|                   | Die X position                                 | 01A0Eh  | 2               | Per unit | Per unit |
|                   | Die Y position                                 | 01A10h  | 2               | Per unit | Per unit |
|                   | Test results                                   | 01A12h  | 2               | Per unit | Per unit |
| ADC10 Calibration | ADC10 calibration tag                          | 01A14h  | 1               | 13h      | 13h      |
|                   | ADC10 calibration length                       | 01A15h  | 1               | 10h      | 10h      |
|                   | ADC gain factor                                | 01A16h  | 2               | Per unit | Per unit |
|                   | ADC offset                                     | 01A18h  | 2               | Per unit | Per unit |
|                   | ADC 1.5-V reference<br>Temperature sensor 30°C | 01A1Ah  | 2               | Per unit | Per unit |
|                   | ADC 1.5-V reference<br>Temperature sensor 85°C | 01A1Ch  | 2               | Per unit | Per unit |
|                   | ADC 2.0-V reference<br>Temperature sensor 30°C | 01A1Eh  | 2               | Per unit | Per unit |
|                   | ADC 2.0-V reference<br>Temperature sensor 85°C | 01A20h  | 2               | Per unit | Per unit |
|                   | ADC 2.5-V reference<br>Temperature sensor 30°C | 01A22h  | 2               | Per unit | Per unit |
|                   | ADC 2.5-V reference<br>Temperature sensor 85°C | 01A24h  | 2               | Per unit | Per unit |

## **6.16 Identification**

### **6.16.1 Revision Identification**

The device revision information is shown as part of the top-side marking on the device package. The device-specific errata sheet describes these markings. For links to all of the errata sheets for the devices in this data sheet, see [8.4](#).

The hardware revision is also stored in the Device Descriptor structure in the Info Block section. For details on this value, see the "Hardware Revision" entries in [6.15](#).

### **6.16.2 Device Identification**

The device type can be identified from the top-side marking on the device package. The device-specific errata sheet describes these markings. For links to all of the errata sheets for the devices in this data sheet, see [8.4](#).

A device identification value is also stored in the Device Descriptor structure in the Info Block section. For details on this value, see the "Device ID" entries in [6.15](#).

### **6.16.3 JTAG Identification**

Programming through the JTAG interface, including reading and identifying the JTAG ID, is described in detail in the [MSP430 Programming With the JTAG Interface](#).

## 7 Applications, Implementation, and Layout

---

### 注

Information in the following Applications section is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

---

The following resources provide application guidelines and best practices when designing with the MSP430F67641 and MSP430F67621 devices.

#### ***Implementation of a Low-Cost Three-Phase Watt-Hour Meter Using the MSP430F67641***

This application report describes the implementation of a low-cost 3-phase electronic electricity meter using the TI MSP430F67641 metering processor. This application report includes the necessary information with regard to metrology software and hardware procedures for this single-chip implementation.

#### ***Class 0.5 Three-Phase Smart Meter Reference Design***

This design implements a complete smart meter design using the MSP430F67641 polyphase metering system on chip. The design meets all requirements for ANSI/IEC Class 0.5 accuracy and the firmware provided calculates all energy measurement parameters. The F67641 SoC features 128KB of on-chip flash plus a 320-segment LCD controller for a single-chip solution to low-cost polyphase meter design challenges.

#### **Features**

- Low-cost 3-phase electricity meter for Class 0.5 accuracy
- TI Energy Library firmware that calculates all energy measurement parameters including active and reactive power and energy, RMS current and voltage, power factor, line frequency, fundamental and THD readings
- Add-on communications modules for wireless communications standards such as ZigBee®, Wi-Fi®, Wireless M-Bus, and IEEE Std 802.15.4g for both 2.4 GHz and Sub-1 GHz
- Built-in 160-segment display
- Powered from 3-phase line voltage

## 8 デバイスおよびドキュメントのサポート

### 8.1 使い始めと次の手順

この MSP430™ ファミリのデバイス、および開発に役立つツールやライブラリの詳細については、「[Getting Started](#)」ページを参照してください。

### 8.2 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all MSP MCU devices. Each MSP MCU commercial family member has one of two prefixes: MSP or XMS. These prefixes represent evolutionary stages of product development from engineering prototypes (XMS) through fully qualified production devices (MSP).

**XMS** – Experimental device that is not necessarily representative of the final device's electrical specifications

**MSP** – Fully qualified production device


XMS devices are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

MSP devices have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (XMS) have a greater failure rate than the standard production devices. TI recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the temperature range, package type, and distribution format.  [8-1](#) provides a legend for reading the complete device name.



|                                      |                                                                                                                                |                                                                                                                                                                                             |
|--------------------------------------|--------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>Processor Family</b>              | CC = Embedded RF Radio<br>MSP = Mixed-Signal Processor<br>XMS = Experimental Silicon<br>PMS = Prototype Device                 |                                                                                                                                                                                             |
| <b>MCU Platform</b>                  | 430 = MSP430 low-power microcontroller platform                                                                                |                                                                                                                                                                                             |
| <b>Device Type</b>                   | <b>Memory Type</b><br>C = ROM<br>F = Flash<br>FR = FRAM<br>G = Flash or FRAM (Value Line)<br>L = No Nonvolatile Memory         | <b>Specialized Application</b><br>AFE = Analog Front End<br>BQ = Contactless Power<br>CG = ROM Medical<br>FE = Flash Energy Meter<br>FG = Flash Medical<br>FW = Flash Electronic Flow Meter |
| <b>Series</b>                        | 1 = Up to 8 MHz<br>2 = Up to 16 MHz<br>3 = Legacy<br>4 = Up to 16 MHz with LCD                                                 | 5 = Up to 25 MHz<br>6 = Up to 25 MHz with LCD<br>0 = Low-Voltage Series                                                                                                                     |
| <b>Feature Set</b>                   | Various levels of integration within a series                                                                                  |                                                                                                                                                                                             |
| <b>Optional: A = Revision</b>        | N/A                                                                                                                            |                                                                                                                                                                                             |
| <b>Optional: Temperature Range</b>   | S = 0°C to 50°C<br>C = 0°C to 70°C<br>I = -40°C to 85°C<br>T = -40°C to 105°C                                                  |                                                                                                                                                                                             |
| <b>Packaging</b>                     | <a href="http://www.ti.com/packaging">http://www.ti.com/packaging</a>                                                          |                                                                                                                                                                                             |
| <b>Optional: Tape and Reel</b>       | T = Small reel<br>R = Large reel<br>No markings = Tube or tray                                                                 |                                                                                                                                                                                             |
| <b>Optional: Additional Features</b> | -EP = Enhanced Product (-40°C to 105°C)<br>-HT = Extreme Temperature Parts (-55°C to 150°C)<br>-Q1 = Automotive Q100 Qualified |                                                                                                                                                                                             |

## 8-1. Device Nomenclature

### 8.3 ツールとソフトウェア

すべてのMSPマイクロコントローラは、広範なソフトウェアおよびハードウェア開発ツールによりサポートされています。ツールは、TIおよびさまざまなサードパーティーから入手できます。詳細については、[MSP430超低消費電力MCU – ツールとソフトウェア](#)を参照してください。

表 8-1 にMSP430F676x1 MCUのデバッグ機能を示します。利用可能な機能の詳細については、『[MSP430用Code Composer Studio ユーザー・ガイド](#)』を参照してください。

**表 8-1. ハードウェアのデバッグ機能**

| MSP430のアーキテクチャ | 4線式JTAG | 2線式JTAG | ブレーク・ポイント (N) | 範囲ブレーク・ポイント | クロック制御 | 状態シーケンサ | トレース・バッファ | LPMx.5デバッグ・サポート |
|----------------|---------|---------|---------------|-------------|--------|---------|-----------|-----------------|
| MSP430Xv2      | ○       | ○       | 3             | ○           | ○      | ×       | ×         | ×               |

#### 設計キットと評価モジュール

**EVM430-F6779 - 3相電子電力量計EVM** EVM430-F6779は、MSP430F6779を使用した3相電力量計評価モジュールです。このEメータは3つの電圧と3つの電流に対応する入力を用意しており、追加接続により改ざん対策も設定できます。

**MSP430F67641 SoC付き多相電気計器** このEVMは、MSP430F67641多相メータリングSoCを使用した完全なスマート・メータ設計を実装しています。この設計はANSI/IEC Class 0.5精度要件をすべて満たしています。F67641 SoCは、低コスト多相メータの設計課題に対するシングルチップ・ソリューションとして、128KBフラッシュと320セグメントLCDコントローラを内蔵しています。

#### ソフトウェア

**MSP430Ware™ソフトウェア** MSP430Wareソフトウェアは、すべてのMSP430デバイス向けのサンプル・コード、データシート、その他の設計リソースを、1つの便利なパッケージとしてまとめたものです。既存のMSP430 MCU 設計リソースの完全なコレクションに加えて、MSP430Ware ソフトウェアには、MSPドライバ・ライブラリという高レベルのAPIも含まれています。このライブラリにより、MSP430ハードウェアを簡単にプログラムできます。MSP430WareソフトウェアはCCSのコンポーネントとして、またはスタンドアロンのパッケージとして入手できます。

**MSP430 EメータSoC用DLMS (Device Language Message Specification)** TI DLMS/COSEMライブラリは、MSP430 MCU製品ラインをサポートしています。DLMSはIEC TC13 WG14によりIEC 62056の一連の規格に組み込まれています。

**IEC60730ソフトウェア・パッケージ** IEC60730 MSP430ソフトウェア・パッケージは、クラスBまでの製品について、お客様がIEC 60730-1:2010 (家庭および同様な用途に使用される自動電気制御 – 第1部: 一般的な要件)に準拠するため役立つよう開発されています。この分類には家電機器、アーク検出器、電力コンバータ、電動工具、電動アシスト自転車、その他多くの製品が含まれます。IEC60730 MSP430ソフトウェア・パッケージは、MSP430で実行するお客様のアプリケーションに組み込むことができるため、消費者向けデバイスがIEC 60730-1:2010クラスBの機能安全性に準拠していることの認定作業を簡素化できます。

**MSPドライバ・ライブラリ** MSPドライバ・ライブラリの抽象化されたAPIには、使いやすい関数呼び出しが含まれているため、MSP430ハードウェアのビットやバイトを直接操作する煩雑さから解放されます。使いやすいAPIガイドにより包括的な技術資料が参照でき、それぞれの関数呼び出しと、認識されるパラメータの詳細が記載されています。開発者は、ドライバ・ライブラリの関数を使用して、最小限のオーバーヘッドで完全なプロジェクトを作成できます。

**MSP430F67641、MSP430F67621のコード・サンプル** すべてのMSPデバイス用に、内蔵する各ペリフェラルをさまざまな用途のニーズに合わせて構成するためのCコード・サンプルが用意されています。

**静電容量式タッチ・ソフトウェア・ライブラリ** MSP430 MCU で静電容量式タッチ機能を有効にするための、無償のCライブラリです。MSP430 MCU バージョンのライブラリには、ROおよびRC方式を含む、いくつかの静電容量式タッチ機能の実装が含まれています。

**MSP EnergyTrace™テクノロジー** MSP430マイクロコントローラ用のEnergyTraceテクノロジーは、エネルギーを基準としたコード解析ツールで、アプリケーションのエネルギー・プロファイルを測定して表示し、消費電力が極めて低くなるよう最適化するため役立ちます。

**ULP (超低消費電力) Advisor** ULP Advisor™ソフトウェアは、MSPおよびMSP432マイクロコントローラの超低消費電力機能を十分に活用できる、最も効率的なコードを開発者が作成できるよう手引きするツールです。ULP Advisorはマイクロコントローラに熟練した開発者と、新しい開発者の両方を対象としており、包括的なULPチェックリストを使用してコードをチェックし、アプリケーションのエネルギー消費を最小化するため役立ちます。ビルド時に、消費電力低減のためさらに最適化が可能なコードの部分を明らかにするため通知と注釈を出力します。

**MSP用の固定小数点算術ライブラリ** MSP IQmathおよびQmathライブラリは、Cプログラマ向けの高度に最適化された高精度の算術関数のコレクションで、浮動小数点アルゴリズムをMSP430およびMSP432デバイスの固定小数点コードへシームレスに移行できます。これらのルーチンは通常、最適な実行速度、高精度、超低消費電力が重視される、演算集中型のリアルタイム・アプリケーションで使用されます。IQmathライブラリとQmathライブラリを使用すると、浮動小数点演算を使用して記述した同等のコードに比べて、実行速度を大幅に高速化するとともに、消費電力の大幅な削減が可能です。

**MSP430用の浮動小数点算術ライブラリ** 低消費電力で低コストのマイクロコントローラ分野にさらなる革新を引き起こすため、TIはMSPMATHLIBを提供します。この浮動小数点算術ライブラリは、弊社デバイスのインテリジェントなペリフェラルを活用し、標準のMSP430算術関数よりも最高で26倍も高速なスカラ関数です。Mathlibは、設計へ簡単に組み入れることができます。このライブラリは無償で、Code Composer Studio IDEとIAR Embedded Workbench IDEの両方に組み込まれています。

#### 開発ツール

**Code Composer Studio™: MSPマイクロコントローラ用の統合開発環境** Code Composer Studio (CCS)は、すべてのMSPマイクロコントローラ・デバイスをサポートする統合開発環境(IDE)です。CCSは、組み込みアプリケーションの開発とデバッグに使用される、組み込み用ソフトウェア・ユーティリティのスイートです。最適化C/C++コンパイラ、ソース・コード・エディタ、プロジェクト・ビルド環境、デバッグ、プロファイラなど、多数の機能が含まれています。

**コマンドライン・プログラマ** MSP Flasher は、FETプログラマまたは eZ430 を経由し、JTAG または Spy-Bi-Wire (SBW) 通信を使用して MSP マイクロコントローラをプログラムするための、オープン・ソースでシェルスクリプトベースのインターフェイスです。MSP Flasher は、IDE を使用せずにバイナリ・ファイル (.txt または .hex) を MSP マイクロコントローラへ直接ダウンロードできます。

**MSP MCUプログラマおよびデバッグ** MSP-FETは強力なエミュレーション開発ツールで、多くの場合にデバッグ・プローブと呼ばれます。ユーザーはこのツールを使用して、MSP低消費電力MCUのアプリケーション開発をすぐに始めることができます。MCUのソフトウェアを作成する場合は通常、結果として得られたバイナリ・プログラムをMSPデバイスにダウンロードし、検証とデバッグを行う必要があります。

**MSP-GANG量産プログラマ** MSP Gang プログラマは MSP430 または MSP432 用のデバイス・プログラマで、8 つまでの同一の MSP430 または MSP432 のフラッシュまたは FRAM デバイスを同時にプログラムできます。MSP Gang プログラマは、標準の RS-232 または USB 接続を使用してホスト PC と接続し、柔軟なプログラミング・オプションが用意されているため、ユーザーはプロセスを完全にカスタマイズ可能です。

## 8.4 ドキュメントのサポート

以下のドキュメントは MSP430F676x1 MCU について記載したものです。これらのドキュメントのコピーは、[www.ti.com](http://www.ti.com)で入手できます。

#### ドキュメントの更新通知を受け取る方法

ドキュメント更新の通知を、シリコンの正誤表も含めて受け取るには、[ti.com](http://ti.com)でお使いのデバイスの製品フォルダへ移動します(リンクについては 8.5を参照)。右上の隅にある「通知を受け取る」ボタンをクリックします。これによって登録が行われ、変更された製品情報の概要を毎週受け取ることができます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

#### 正誤表

『MSP430F67641デバイス正誤表』には、機能仕様に対する既知の例外が記載されています。

『MSP430F67621デバイス正誤表』には、機能仕様に対する既知の例外が記載されています。

## ユーザー・ガイド

『**MSP430F5xx**および**MSP430F6xx**ファミリ・ユーザー・ガイド』 このデバイス・ファミリで利用可能なモジュールとペリフェラルについての詳細情報です。

『**MSP430™** フラッシュ・デバイス・ブートローダ(BSL)ユーザー・ガイド』 MSP430ブートローダ(BSL) (旧ブートストラップ・ローダ)を使用すると、プロトタイプ作成、最終的な量産、および使用時に、MSP430マイクロコントローラの組み込みメモリと通信を行うことができます。必要に応じて、プログラム可能メモリ(フラッシュ・メモリ)とデータ・メモリ(RAM)の両方を変更できます。このブートローダは、一部のデジタル・シグナル・プロセッサ(DSP)に見られる、外部メモリからDSPの内部メモリへプログラム・コード(およびデータ)を自動的にロードする、ブートストラップ・ローダ・プログラムとは異なることに注意してください。

『**JTAG**インターフェイスによる**MSP430**のプログラミング』 このドキュメントでは、JTAG通信ポートを使用してMSP430のフラッシュ・ベースおよびFRAMベースのマイクロコントローラ・ファミリのメモリ・モジュールを消去、プログラム、検証するために必要な機能について解説しています。さらに、すべてのMSP430デバイスで利用可能なJTAGアクセス・セキュリティ・ヒューズのプログラム方法についても解説しています。このドキュメントには、標準の4線式JTAGインターフェイスと2線式JTAGインターフェイスの両方を使用してデバイスにアクセスする方法が解説されています。2線式JTAGインターフェイスはSpy-Bi-Wire (SBW)とも呼ばれます。

『**MSP430**ハードウェア・ツール ユーザー・ガイド』 このマニュアルには、TI MSP-FET430フラッシュ・エミュレーション・ツール(FET)のハードウェアについて解説されています。このFETは、MSP430 超低消費電力マイクロコントローラ用のプログラム開発ツールです。利用可能なインターフェイスとして、パラレル・ポート・インターフェイスとUSBインターフェイスの両方について解説されています。

## アプリケーション・レポート

『**MSP430F6736(A)**を使用した単相電子電力量計の実装』 このアプリケーション・レポートでは、テキサス・インスツルメンツMSP430F673x(A)メータリング・プロセッサを使用した単相電子電力量計の実装について解説します。このシングルチップ実装向けの計測ソフトウェアやハードウェア手順について必要な情報が記載されています。

『**MSP430F67xx**デバイスと**MSP430F67xxA**デバイスの違い』 このアプリケーション・レポートでは、Aの付かないMSP430F67xxから進化したMSP430F67xxAの機能強化について解説します。MSP430F67xxAで修正されたMSP430F67xxの正誤表と、MSP430F67xxAに追加された機能について説明するほか、計量結果を比較して、MSP430F67xxAでの変更点が計量性能に影響を与えないことも示しています。

『**MSP430 32kHz**水晶発振器』 適切な水晶振動子、正しい負荷回路、および適切な基板レイアウトの選択は、安定した水晶発振器に重要です。このアプリケーション・レポートでは、水晶発振器の機能について要約し、MSP430の超低消費電力動作の適切な水晶を選択するためのパラメータについて説明します。また、正しい基板レイアウトについてのヒントや例も紹介しています。このドキュメントには、量産時の安定した発振器の動作を保証するために行うことができる、発振器のテストについての詳細情報も記載されています。

『**MSP430 システム・レベルESD**の考慮事項』 シリコン・テクノロジーがますます低電圧化し、コスト効率に優れ非常に消費電力の低いコンポーネントを設計する必要性が高まっていくにつれ、システム・レベルESDの要求はますます高くなりつつあります。このアプリケーション・レポートでは、基板設計者とOEMが堅牢なシステム・レベルのデザインを理解し設計できるよう、3種類の異なるESDトピックについて扱います。

『**MSP430**とセグメントLCDを使用する設計』 セグメント液晶ディスプレイ(LCD)は、スマート・メーターから電子棚札(ESL)、医療機器に至る広範なアプリケーションで、ユーザーに情報を提供するために必要です。MSP430マイクロコントローラ・ファミリの中には、低消費電力のLCDドライバ回路を内蔵し、MSP430 MCUでセグメントLCDガラスを直接制御できるものもあります。このアプリケーション・ノートは以下の項目の補助的な説明を記載しています。セグメントLCDの動作、MSP430 MCUファミリにおける各種LCDモジュールの様々な機能、LCDハードウェアをレイアウトするコツ、効率的で使いやすいLCDドライバ・ソフトウェアの書き方のガイド、デバイス選択に役立つ、様々なLCD機能を含んだMSP430デバイスの製品ラインの概要。

## 8.5 関連リンク

表 8-2 に、クイック・アクセス・リンクの一覧を示します。カテゴリには、技術資料、サポートおよびコミュニティ・リソース、ツールとソフトウェア、およびサンプル注文またはご購入へのクイック・アクセスが含まれます。

表 8-2. 関連リンク

| 製品           | プロダクト・フォルダ              | ご注文はこちら                 | 技術資料                    | ツールとソフトウェア              | サポートとコミュニティ             |
|--------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|
| MSP430F67641 | <a href="#">ここをクリック</a> | <a href="#">ここをクリック</a> | <a href="#">ここをクリック</a> | <a href="#">ここをクリック</a> | <a href="#">ここをクリック</a> |
| MSP430F67621 | <a href="#">ここをクリック</a> | <a href="#">ここをクリック</a> | <a href="#">ここをクリック</a> | <a href="#">ここをクリック</a> | <a href="#">ここをクリック</a> |

## 8.6 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### TI E2E™ Community

TI's *Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas, and help solve problems with fellow engineers.

### TI Embedded Processors Wiki

*Texas Instruments Embedded Processors Wiki*. Established to help developers get started with embedded processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.

## 8.7 商標

MSP430, MSP430Ware, EnergyTrace, ULP Advisor, Code Composer Studio, E2E are trademarks of Texas Instruments.

Wi-Fi is a registered trademark of Wi-Fi Alliance.

ZigBee is a registered trademark of ZigBee Alliance.

All other trademarks are the property of their respective owners.

## 8.8 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

## 8.9 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 9 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

## PACKAGING INFORMATION

| Orderable part number            | Status<br>(1) | Material type<br>(2) | Package   Pins  | Package qty   Carrier   | RoHS<br>(3) | Lead finish/<br>Ball material<br>(4) | MSL rating/<br>Peak reflow<br>(5) | Op temp (°C) | Part marking<br>(6) |
|----------------------------------|---------------|----------------------|-----------------|-------------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| <a href="#">MSP430F67621IPN</a>  | Active        | Production           | LQFP (PN)   80  | 119   JEDEC TRAY (10+1) | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | F67621              |
| MSP430F67621IPN.B                | Active        | Production           | LQFP (PN)   80  | 119   JEDEC TRAY (10+1) | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | F67621              |
| <a href="#">MSP430F67621IPNR</a> | Active        | Production           | LQFP (PN)   80  | 1000   LARGE T&R        | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | F67621              |
| MSP430F67621IPNR.B               | Active        | Production           | LQFP (PN)   80  | 1000   LARGE T&R        | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | F67621              |
| <a href="#">MSP430F67621IPZ</a>  | Active        | Production           | LQFP (PZ)   100 | 90   JEDEC TRAY (10+1)  | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | F67621              |
| MSP430F67621IPZ.B                | Active        | Production           | LQFP (PZ)   100 | 90   JEDEC TRAY (10+1)  | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | F67621              |
| <a href="#">MSP430F67621IPZR</a> | Active        | Production           | LQFP (PZ)   100 | 1000   LARGE T&R        | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | F67621              |
| MSP430F67621IPZR.B               | Active        | Production           | LQFP (PZ)   100 | 1000   LARGE T&R        | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | F67621              |
| <a href="#">MSP430F67641IPN</a>  | Active        | Production           | LQFP (PN)   80  | 119   JEDEC TRAY (10+1) | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | F67641              |
| MSP430F67641IPN.B                | Active        | Production           | LQFP (PN)   80  | 119   JEDEC TRAY (10+1) | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | F67641              |
| <a href="#">MSP430F67641IPNR</a> | Active        | Production           | LQFP (PN)   80  | 1000   LARGE T&R        | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | F67641              |
| MSP430F67641IPNR.B               | Active        | Production           | LQFP (PN)   80  | 1000   LARGE T&R        | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | F67641              |
| <a href="#">MSP430F67641IPZ</a>  | Active        | Production           | LQFP (PZ)   100 | 90   JEDEC TRAY (10+1)  | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | F67641              |
| MSP430F67641IPZ.B                | Active        | Production           | LQFP (PZ)   100 | 90   JEDEC TRAY (10+1)  | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | F67641              |
| <a href="#">MSP430F67641IPZR</a> | Active        | Production           | LQFP (PZ)   100 | 1000   LARGE T&R        | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | F67641              |
| MSP430F67641IPZR.B               | Active        | Production           | LQFP (PZ)   100 | 1000   LARGE T&R        | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | F67641              |

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


## TAPE AND REEL INFORMATION



\*All dimensions are nominal

| Device           | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|------------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| MSP430F67621IPNR | LQFP         | PN              | 80   | 1000 | 330.0              | 24.4               | 15.0    | 15.0    | 2.1     | 20.0    | 24.0   | Q2            |
| MSP430F67621IPZR | LQFP         | PZ              | 100  | 1000 | 330.0              | 24.4               | 17.0    | 17.0    | 2.1     | 20.0    | 24.0   | Q2            |
| MSP430F67641IPNR | LQFP         | PN              | 80   | 1000 | 330.0              | 24.4               | 15.0    | 15.0    | 2.1     | 20.0    | 24.0   | Q2            |
| MSP430F67641IPZR | LQFP         | PZ              | 100  | 1000 | 330.0              | 24.4               | 17.0    | 17.0    | 2.1     | 20.0    | 24.0   | Q2            |


## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

| Device           | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| MSP430F67621IPNR | LQFP         | PN              | 80   | 1000 | 350.0       | 350.0      | 43.0        |
| MSP430F67621IPZR | LQFP         | PZ              | 100  | 1000 | 350.0       | 350.0      | 43.0        |
| MSP430F67641IPNR | LQFP         | PN              | 80   | 1000 | 350.0       | 350.0      | 43.0        |
| MSP430F67641IPZR | LQFP         | PZ              | 100  | 1000 | 350.0       | 350.0      | 43.0        |

## TRAY



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

\*All dimensions are nominal


| Device            | Package Name | Package Type | Pins | SPQ | Unit array matrix | Max temperature (°C) | L (mm) | W (mm) | K0 (μm) | P1 (mm) | CL (mm) | CW (mm) |
|-------------------|--------------|--------------|------|-----|-------------------|----------------------|--------|--------|---------|---------|---------|---------|
| MSP430F67621IPN   | PN           | LQFP         | 80   | 119 | 7 x 17            | 150                  | 315    | 135.9  | 7620    | 17.9    | 14.3    | 13.95   |
| MSP430F67621IPN.B | PN           | LQFP         | 80   | 119 | 7 x 17            | 150                  | 315    | 135.9  | 7620    | 17.9    | 14.3    | 13.95   |
| MSP430F67621IPZ   | PZ           | LQFP         | 100  | 90  | 6 x 15            | 150                  | 315    | 135.9  | 7620    | 20.3    | 15.4    | 15.45   |
| MSP430F67621IPZ.B | PZ           | LQFP         | 100  | 90  | 6 x 15            | 150                  | 315    | 135.9  | 7620    | 20.3    | 15.4    | 15.45   |
| MSP430F67641IPN   | PN           | LQFP         | 80   | 119 | 7 x 17            | 150                  | 315    | 135.9  | 7620    | 17.9    | 14.3    | 13.95   |
| MSP430F67641IPN.B | PN           | LQFP         | 80   | 119 | 7 x 17            | 150                  | 315    | 135.9  | 7620    | 17.9    | 14.3    | 13.95   |
| MSP430F67641IPZ   | PZ           | LQFP         | 100  | 90  | 6 x 15            | 150                  | 315    | 135.9  | 7620    | 20.3    | 15.4    | 15.45   |
| MSP430F67641IPZ.B | PZ           | LQFP         | 100  | 90  | 6 x 15            | 150                  | 315    | 135.9  | 7620    | 20.3    | 15.4    | 15.45   |



## PACKAGE OUTLINE

### LQFP - 1.6 mm max height

## PLASTIC QUAD FLATPACK



4215166/A 08/2022

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC registration MS-026.

# EXAMPLE BOARD LAYOUT



PN0080A

LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:6X



SOLDER MASK DETAILS

4215166/A 08/2022

NOTES: (continued)


4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
6. For more information, see Texas Instruments literature number SLMA004 ([www.ti.com/lit/slma004](http://www.ti.com/lit/slma004)).

# EXAMPLE STENCIL DESIGN

PN0080A

LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK





SOLDER PASTE EXAMPLE  
BASED ON 0.1 mm THICK STENCIL  
SCALE:6X

4215166/A 08/2022

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.



4215169/A 03/2017

## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MS-026.

# EXAMPLE BOARD LAYOUT



PZ0100A

LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:6X



SOLDER MASK DETAILS

4215169/A 03/2017

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
7. For more information, see Texas Instruments literature number SLMA004 ([www.ti.com/lit/slma004](http://www.ti.com/lit/slma004)).

# EXAMPLE STENCIL DESIGN

PZ0100A

LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:6X

4215169/A 03/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含みいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日：2025 年 10 月