


OPAx140 高精度、低ノイズ、レール・ツー・レール出力、11MHz JFET オペアンプ

1 特長

- 非常に小さいオフセット・ドリフト : $1\mu\text{V}/^\circ\text{C}$ 以下
- 非常に小さいオフセット : $120\mu\text{V}$
- 低入力バイアス電流 : 10pA 以下
- 非常に小さい $1/\text{f}$ ノイズ : 250nV_{PP} 、 $0.1\text{Hz} \sim 10\text{Hz}$
- 低ノイズ : $5.1\text{nV}/\sqrt{\text{Hz}}$
- スルーレート : $20\text{V}/\mu\text{s}$
- 低消費電流 : 2mA 以下
- 入力電圧範囲に V_- 電源を含む
- 単一電源動作 : $4.5\text{V} \sim 36\text{V}$
- 二重電源動作 : $\pm 2.25\text{V} \sim \pm 18\text{V}$
- 位相反転なし
- パッケージ :
 - 業界標準の SOIC、SON、SOT-23、TSSOP、および VSSOP

2 アプリケーション

- DC (データ・センター) 内部の相互接続 (都市部)
- 半導体試験装置
- 化学およびガス分析器
- DC 電源、AC 電源、電子負荷
- データ・アクイジション (DAQ)
- 実験室およびフィールド計測



0.1Hz ~ 10Hz のノイズ

3 概要

OPA140、OPA2140、OPA4140 (OPAx140) オペアンプ・ファミリは、優れたドリフトと低入力バイアス電流が特長の低消費電力 JFET 入力アンプのシリーズです。レール・ツー・レールの出カスティングと、 V_- を含む入力範囲により、JFET アンプの低ノイズ特性を生かせる一方、今日の高精度な単一電源 A/D コンバータ (ADC) および D/A コンバータ (DAC) に接続することができます。

OPA140 は、11MHz のユニティ・ゲイン帯域幅と $20\text{V}/\mu\text{s}$ のスルーレートを実現しながら、わずか 1.8mA (標準値) の静止電流しか消費しません。 $4.5\text{V} \sim 36\text{V}$ の単一電源、または $\pm 2.25\text{V} \sim \pm 18\text{V}$ のデュアル電源で動作します。

どのバージョンも $-40^\circ\text{C} \sim +125^\circ\text{C}$ の温度範囲で仕様が完全に規定され、最も厳しい環境での使用に対応しています。OPA140 (シングル) は 5 ピン SOT-23、8 ピン VSSOP、8 ピン SOIC の各パッケージで供給されます。OPA2140 (デュアル) は、8 ピン SON、8 ピン VSSOP、8 ピン SOIC の各パッケージで供給されます。OPA4140 (クワッド) は、14 ピン SOIC と 14 ピン TSSOP の各パッケージで供給されます。

製品情報

部品番号	チャネル	パッケージ (1)
OPA140	シングル	D (SOIC, 8)
		DBV (SOT-23, 5)
		DGK (VSSOP, 8)
OPA2140	デュアル	D (SOIC, 8)
		DRG (SON, 8)
		DGK (VSSOP, 8)
OPA4140	クワッド	D (SOIC, 14)
		PW (TSSOP, 14)

(1) 利用可能なパッケージについては、データシートの末尾にあるパッケージ・オプションについての付録を参照ください。



このリソースの元の言語は英語です。翻訳は概要を便宜的に提供するもので、自動化ツール (機械翻訳) を使用していることがあります。TIでは翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、ti.com で必ず最新の英語版をご参照ください。

Table of Contents

1 特長.....	1	7.3 Feature Description.....	15
2 アプリケーション.....	1	7.4 Device Functional Modes.....	23
3 概要.....	1	8 Application and Implementation.....	24
4 Revision History.....	2	8.1 Application Information.....	24
5 Pin Configuration and Functions.....	3	8.2 Typical Application.....	24
6 Specifications.....	5	8.3 Power Supply Recommendations.....	25
6.1 Absolute Maximum Ratings.....	5	8.4 Layout.....	25
6.2 ESD Ratings.....	5	9 Device and Documentation Support.....	28
6.3 Recommended Operating Conditions.....	5	9.1 Device Support.....	28
6.4 Thermal Information: OPA140.....	6	9.2 Documentation Support.....	29
6.5 Thermal Information: OPA2140.....	6	9.3 ドキュメントの更新通知を受け取る方法.....	29
6.6 Thermal Information: OPA4140.....	6	9.4 サポート・リソース.....	29
6.7 Electrical Characteristics.....	7	9.5 Trademarks.....	29
6.8 Typical Characteristics.....	8	9.6 静電気放電に関する注意事項.....	29
7 Detailed Description.....	15	9.7 用語集.....	29
7.1 Overview.....	15	10 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram.....	15	Information.....	29

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision E (July 2021) to Revision F (March 2023)	Page
• OPA2140 DRG パッケージを「プレビュー」から「量産データ」に変更.....	1
• Added \pm to input offset voltage and input offset voltage drift values in the <i>Electrical Characteristics</i>	7
• Changed 12-bit settling time specification unit from ns to μ s in the <i>Electrical Characteristics</i>	7
• Deleted incorrect power supply voltage parameter from the <i>Electrical Characteristics</i> and moved corrected values to the <i>Recommended Operating Conditions</i>	7
• Added thermal-related information to the OPA2140 DRG package in the <i>Thermal Protection</i> section.....	18
• Changed Figure 7-3 and Figure 7-4 for clarity.....	18
• Changed Figure 8-3, <i>Dual Operational Amplifier Board Layout for Noninverting Configuration</i> to show the dual DRG package option.....	27

Changes from Revision D (January 2019) to Revision E (July 2021)	Page
• OPA2140 DRG プレビュー・パッケージおよび関連する内容をデータシートに追加.....	1

Changes from Revision C (August 2016) to Revision D (January 2019)	Page
• Changed Figure 12 x-axis title From: Frequency (Hz) To: Output Amplitude (V_{RMS}).....	8

Changes from Revision B (November 2015) to Revision C (August 2016)	Page
• Changed units for E_n Input voltage noise From: μ V To: nV in Electrical Characteristics: V_S = 4.5 V to 36 V; ± 2.25 V to ± 18 V.....	7

Changes from Revision A (August 2010) to Revision B (November 2015)	Page
• 「ESD 定格」表、「機能説明」セクション、「デバイスの機能モード」、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加。	1
• Changed title of 表 6-1 From: <i>Characteristic Performance Measurements</i> To: <i>Table of Graphs</i>	8
• Changed section 7.37 title From: <i>Power Dissipation and Thermal Protection</i> To: <i>Thermal Protection</i>	18

5 Pin Configuration and Functions




図 5-1. OPA140: D Package, 8-Pin SOIC and DGK Package, 8-Pin VSSOP (Top View)




図 5-2. OPA140: DBV Package, 5-Pin SOT-23 (Top View)

表 5-1. Pin Functions: OPA140

PIN		TYPE	DESCRIPTION	
NAME	OPA140		DESCRIPTION	
	D (SOIC), DGK (VSSOP)	DBV (SOT)		
+IN	3	3	Input	Noninverting input
-IN	2	4	Input	Inverting input
NC	1, 5, 8	—	—	No internal connection (can be left floating)
OUT	6	1	Output	Output
V+	7	5	—	Positive (highest) power supply
V-	4	2	—	Negative (lowest) power supply




図 5-3. OPA2140: D Package, 8-Pin SOIC and DGK Package, 8-Pin VSSOP (Top View)




図 5-4. OPA2140: DRG Package, 8-Pin SON (Top View)




図 5-5. OPA4140: D Package, 14-Pin SOIC and PW Package, 14-Pin TSSOP (Top View)

表 5-2. Pin Functions: OPA2140 and OPA4140

NAME	PIN		TYPE	DESCRIPTION
	OPA2140	OPA4140		
	D (SOIC), DGK (VSSOP), DRG (SON)	D (SOIC), PW (TSSOP)		
+IN A	3	3	Input	Noninverting input, channel A
+IN B	5	5	Input	Noninverting input, channel B
+IN C	—	10	Input	Noninverting input, channel C
+IN D	—	12	Input	Noninverting input, channel D
-IN A	2	2	Input	Inverting input, channel A
-IN B	6	6	Input	Inverting input, channel B
-IN C	—	9	Input	Inverting input, channel C
-IN D	—	13	Input	Inverting input, channel D
OUT A	1	1	Output	Output, channel A
OUT B	7	7	Output	Output, channel B
OUT C	—	8	Output	Output, channel C
OUT D	—	14	Output	Output, channel D
V+	8	4	—	Positive (highest) power supply
V-	4	11	—	Negative (lowest) power supply
Thermal Pad	DRG Package only	—	—	Thermal pad is internally connected to V-. Solder the thermal pad to a heat spreading plane on the board connected to V-. For DRG package only.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _S	Supply voltage, (V+) – (V–)	Dual supply		±20	V
		Single supply		40	
	Signal input pins ⁽²⁾	Voltage	(V–) – 0.5	(V+) + 0.5	V
		Current		±10	
	Output short-circuit ⁽³⁾		Continuous		
T _A	Ambient temperature		–55	150	°C
T _J	Junction temperature			150	°C
T _{stg}	Storage temperature		–65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Input pins are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5 V beyond the supply rails must be current limited to 10 mA or less.

(3) Short-circuit to V_S / 2 (ground in symmetrical dual-supply setups), one amplifier per package.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V _S	Supply voltage, (V+) – (V–)	Dual supply	±2.25		±18	V
		Single supply		4.5	36	
T _A	Ambient temperature		–40		125	°C

6.4 Thermal Information: OPA140

THERMAL METRIC ⁽¹⁾		OPA140			UNIT
		D (SOIC)	DBV (SOT)	DGK (VSSOP)	
		8 PINS	5 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	160	210	180	°C/W
$R_{\theta JC(\text{top})}$	Junction-to-case (top) thermal resistance	75	200	55	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	60	110	130	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	9	40	N/A	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	50	105	120	°C/W
$R_{\theta JC(\text{bot})}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Thermal Information: OPA2140

THERMAL METRIC ⁽¹⁾		OPA2140			UNIT
		D (SOIC)	DGK (VSSOP)	DRG (SON)	
		8 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	160	180	50.7	°C/W
$R_{\theta JC(\text{top})}$	Junction-to-case (top) thermal resistance	75	55	50.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	60	130	23.3	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	9	N/A	0.9	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	50	120	23.3	°C/W
$R_{\theta JC(\text{bot})}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	7.8	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.6 Thermal Information: OPA4140

THERMAL METRIC ⁽¹⁾		OPA4140		UNIT
		D (SOIC)	PW (TSSOP)	
		14 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	97	135	°C/W
$R_{\theta JC(\text{top})}$	Junction-to-case (top) thermal resistance	56	45	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	53	66	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	19	N/A	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	46	60	°C/W
$R_{\theta JC(\text{bot})}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.7 Electrical Characteristics

at $T_A = 25^\circ\text{C}$, $V_S = 4.5 \text{ V} (\pm 2.25)$ to $36 \text{ V} (\pm 18 \text{ V})$, $R_L = 2 \text{ k}\Omega$ connected to midsupply, and $V_{CM} = V_{OUT} = \text{midsupply}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET VOLTAGE						
V_{OS}	Input offset voltage		± 30	± 120		
		$V_S = \pm 18 \text{ V}$, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		± 220		μV
		$V_S = \pm 2.25 \text{ V}$ to $\pm 18 \text{ V}$, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		± 4		$\mu\text{V/V}$
dV_{OS}/dT	Input offset voltage drift	$V_S = \pm 18 \text{ V}$, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		± 0.35	± 1	$\mu\text{V}/^\circ\text{C}$
PSRR	Power-supply rejection ratio	$V_S = \pm 2.25 \text{ V}$ to $\pm 18 \text{ V}$, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		± 0.1	± 0.5	$\mu\text{V/V}$
INPUT BIAS CURRENT						
I_B	Input bias current		± 0.5	± 10		pA
		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		± 3		nA
I_{OS}	Input offset current		± 0.5	± 10		pA
		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		± 1		nA
NOISE						
E_n	Input voltage noise	$f = 0.1 \text{ Hz}$ to 10 Hz	250			nV_{PP}
		$f = 0.1 \text{ Hz}$ to 10 Hz	42			nV_{RMS}
e_n	Input voltage noise density	$f = 10 \text{ Hz}$	8			$\text{nV}/\sqrt{\text{Hz}}$
		$f = 100 \text{ Hz}$	5.8			
		$f = 1 \text{ kHz}$	5.1			
I_n	Input current noise density	$f = 1 \text{ kHz}$	0.8			$\text{fA}/\sqrt{\text{Hz}}$
INPUT VOLTAGE RANGE						
V_{CM}	Common-mode voltage	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	$(V-) - 0.1$	$(V+) - 3.5$		V
CMRR	Common-mode rejection ratio	$V_S = \pm 18 \text{ V}$, $V_{CM} = (V-) - 0.1 \text{ V}$ to $(V+) - 3.5 \text{ V}$	126	140		dB
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	120		
INPUT IMPEDANCE						
Z_{ID}	Differential		$10^{13} \parallel 10$			$\Omega \parallel \text{pF}$
Z_{IC}	Common-mode	$V_{CM} = (V-) - 0.1 \text{ V}$ to $(V+) - 3.5 \text{ V}$	$10^{13} \parallel 7$			$\Omega \parallel \text{pF}$
OPEN-LOOP GAIN						
A_{OL}	Open-loop voltage gain	$V_O = (V-) + 0.35 \text{ V}$ to $(V+) - 0.35 \text{ V}$, $R_L = 10 \text{ k}\Omega$	120	126		dB
		$V_O = (V-) + 0.35 \text{ V}$ to $(V+) - 0.35 \text{ V}$, $R_L = 2 \text{ k}\Omega$	114	126		
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	108		
FREQUENCY RESPONSE						
BW	Gain bandwidth product		11			MHz
SR	Slew rate		20			$\text{V}/\mu\text{s}$
t_s	Settling time	12 bits	0.88			μs
		16 bits	1.6			
t_{OR}	Overload recovery time		600			ns
THD+N	Total harmonic distortion + noise	1 kHz , $G = +1$, $V_O = 3.5 \text{ V}_{RMS}$	0.00005%			
OUTPUT						
V_O	Voltage output	$R_L = 10 \text{ k}\Omega$, $A_{OL} \geq 108 \text{ dB}$	$(V-) + 0.2$	$(V+) - 0.2$		V
		$R_L = 2 \text{ k}\Omega$, $A_{OL} \geq 108 \text{ dB}$	$(V-) + 0.35$	$(V+) - 0.35$		
I_{SC}	Short-circuit current	Source	36			mA
		Sink	-30			
C_{LOAD}	Capacitive load drive		See <i>Typical Characteristics</i>			
Z_O	Open-loop output impedance	$f = 1 \text{ MHz}$, $I_O = 0 \text{ A}$ (See <i>Typical Characteristics</i>)	16			Ω

6.7 Electrical Characteristics (続き)

at $T_A = 25^\circ\text{C}$, $V_S = 4.5\text{ V}$ (± 2.25) to 36 V ($\pm 18\text{ V}$), $R_L = 2\text{ k}\Omega$ connected to midsupply, and $V_{CM} = V_{OUT} = \text{midsupply}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLY						
I_Q	Quiescent current per amplifier	$I_Q = 0\text{ mA}$ $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	1.8	2	2.7	mA
CHANNEL SEPARATION						
	Channel separation	At dc	0.02			$\mu\text{V/V}$
		At 100 kHz	10			

6.8 Typical Characteristics

at $T_A = 25^\circ\text{C}$, $V_S = \pm 18\text{ V}$, $R_L = 2\text{ k}\Omega$ connected to midsupply, and $V_{CM} = V_{OUT} = \text{midsupply}$ (unless otherwise noted)

表 6-1. Table of Graphs

DESCRIPTION	FIGURE
Offset Voltage Production Distribution	図 6-1
Offset Voltage Drift Distribution	図 6-2
Offset Voltage vs Common-Mode Voltage (Maximum Supply)	図 6-3
Input Offset Voltage vs Temperature	図 6-4
I_B vs Common-Mode Voltage	図 6-5
Output Voltage Swing vs Output Current	図 6-6
CMRR and PSRR vs Frequency (RTI)	図 6-7
Common-Mode Rejection Ratio vs Temperature	図 6-8
0.1-Hz to 10-Hz Noise	図 6-9
Input Voltage Noise Density vs Frequency	図 6-10
THD+N Ratio vs Frequency (80-kHz AP Bandwidth)	図 6-11
THD+N Ratio vs Output Amplitude	図 6-12
Quiescent Current vs Temperature	図 6-13
Quiescent Current vs Supply Voltage	図 6-14
Gain and Phase vs Frequency	図 6-15
Closed-Loop Gain vs Frequency	図 6-16
Open-Loop Gain vs Temperature	図 6-17
Open-Loop Output Impedance vs Frequency	図 6-18
Small-Signal Overshoot vs Capacitive Load ($G = 1$)	図 6-19
Small-Signal Overshoot vs Capacitive Load ($G = -1$)	図 6-20
No Phase Reversal	図 6-21
Maximum Output Voltage vs Frequency	図 6-22
Positive Overload Recovery	図 6-23
Negative Overload Recovery	図 6-24
Large-Signal Positive and Negative Settling Time	図 6-25, 図 6-26
Small-Signal Step Response ($G = 1$)	図 6-27
Small-Signal Step Response ($G = -1$)	図 6-28
Large-Signal Step Response ($G = 1$)	図 6-29
Large-Signal Step Response ($G = -1$)	図 6-30
Short-Circuit Current vs Temperature	図 6-31

6.8 Typical Characteristics

at $T_A = 25^\circ\text{C}$, $V_S = \pm 18\text{ V}$, $R_L = 2\text{ k}\Omega$ connected to midsupply, and $V_{CM} = V_{OUT} = \text{midsupply}$ (unless otherwise noted)

表 6-1. Table of Graphs (続き)

DESCRIPTION	FIGURE
Channel Separation vs Frequency	図 6-32




図 6-1. Offset Voltage Production Distribution




図 6-2. Offset Voltage Drift Distribution




図 6-3. Offset Voltage vs Common-Mode Voltage





図 6-4. Input Offset Voltage vs Temperature (144 Amplifiers)

6.8 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 18\text{ V}$, $R_L = 2\text{ k}\Omega$ connected to midsupply, and $V_{CM} = V_{OUT} = \text{midsupply}$ (unless otherwise noted)



6.8 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 18\text{ V}$, $R_L = 2\text{ k}\Omega$ connected to midsupply, and $V_{CM} = V_{OUT} = \text{midsupply}$ (unless otherwise noted)




図 6-11. THD+N Ratio vs Frequency




図 6-12. THD+N Ratio vs Output Amplitude




図 6-13. Quiescent Current vs Temperature




図 6-14. Quiescent Current vs Supply Voltage




図 6-15. Gain and Phase vs Frequency




図 6-16. Closed-Loop Gain vs Frequency

6.8 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 18\text{ V}$, $R_L = 2\text{ k}\Omega$ connected to midsupply, and $V_{CM} = V_{OUT} = \text{midsupply}$ (unless otherwise noted)




図 6-17. Open-Loop Gain vs Temperature




図 6-18. Open-Loop Output Impedance vs Frequency




図 6-19. Small-Signal Overshoot vs Capacitive Load (100-mV Output Step)




図 6-20. Small-Signal Overshoot vs Capacitive Load (100-mV Output Step)




図 6-21. No Phase Reversal





図 6-22. Maximum Output Voltage vs Frequency

6.8 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 18\text{ V}$, $R_L = 2\text{ k}\Omega$ connected to midsupply, and $V_{CM} = V_{OUT} = \text{midsupply}$ (unless otherwise noted)



6.8 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 18\text{ V}$, $R_L = 2\text{ k}\Omega$ connected to midsupply, and $V_{CM} = V_{OUT} = \text{midsupply}$ (unless otherwise noted)




図 6-29. Large-Signal Step Response




図 6-30. Large-Signal Step Response




図 6-31. Short Circuit Current vs Temperature




図 6-32. Channel Separation vs Frequency


7 Detailed Description

7.1 Overview

The OPAx140 family of operational amplifiers is a series of low-power JFET input amplifiers that feature excellent drift performance and low input bias current. The rail-to-rail output swing and input range that includes V_- allow designers to use the low-noise characteristics of JFET amplifiers while also interfacing to modern, single-supply, precision analog-to-digital converters (ADCs) and digital-to-analog converters (DACs). The OPAx140 series achieves 11-MHz unity-gain bandwidth and 20-V/μs slew rate, and consumes only 1.8 mA (typical) of quiescent current. These devices operate on a single 4.5-V to 36-V supply or dual ± 2.25 -V to ± 18 -V supplies.

セクション 7.2 shows the simplified diagram of the OPAx140.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Operating Voltage

The OPA140, OPA2140, and OPA4140 series of op amps can be used with single or dual supplies from an operating range of $V_S = 4.5$ V (± 2.25 V) and up to $V_S = 36$ V (± 18 V). These devices do not require symmetrical supplies, but only a minimum supply voltage of 4.5 V (± 2.25 V). For V_S less than ± 3.5 V, the common-mode input range does not include midsupply. Supply voltages higher than 40 V can permanently damage the device; see セクション 6.1. Key parameters are specified over the operating temperature range, $T_A = -40^\circ\text{C}$ to 125°C . Key parameters that vary over the supply voltage or temperature range are shown in セクション 6.8 of this data sheet.

7.3.2 Capacitive Load and Stability

The dynamic characteristics of the OPAx140 have been optimized for commonly encountered gains, loads, and operating conditions. The combination of low closed-loop gain and high capacitive loads decreases the phase margin of the amplifier and can lead to gain peaking or oscillations. As a result, heavier capacitive loads must be isolated from the output. The simplest way to achieve this isolation is to add a small resistor (R_{OUT} equal to 50 Ω , for example) in series with the output.

図 6-19 and 図 6-20 illustrate graphs of *Small-Signal Overshoot vs Capacitive Load* for several values of R_{OUT} . Also, see the [Feedback Plots Define Op Amp AC Performance Application Bulletin](#), available for download from www.ti.com, for details of analysis techniques and application circuits.

7.3.3 Output Current Limit

The output current of the OPAx140 series is limited by internal circuitry to 36 mA–30 mA (sourcing/sinking), to protect the device if the output is accidentally shorted. This short circuit current depends on temperature, as shown in 図 6-31.

7.3.4 Noise Performance

図 7-1 shows the total circuit noise for varying source impedances with the operational amplifier in a unity-gain configuration (with no feedback resistor network and therefore no additional noise contributions). The OPA140 and OPA211 are shown with total circuit noise calculated. The op amp contributes both a voltage noise component and a current noise component. The voltage noise is commonly modeled as a time-varying component of the offset voltage. The current noise is modeled as the time-varying component of the input bias current and reacts with the source resistance to create a voltage component of noise. Therefore, the lowest noise op amp for a given application depends on the source impedance. For low source impedance, current noise is negligible, and voltage noise generally dominates. The OPAx140 family has both low voltage noise and extremely low current noise because of the FET input of the op amp. As a result, the current noise contribution of the OPAx140 series is negligible for any practical source impedance, which makes these devices the better choice for applications with high source impedance.

The equation in 図 7-1 shows the calculation of the total circuit noise, with these parameters:

- e_n = voltage noise
- i_n = current noise
- R_S = source impedance
- k = Boltzmann's constant = 1.38×10^{-23} J/K
- T = temperature in kelvins (K)

For more details on calculating noise, see [セクション 7.3.5](#).




図 7-1. Noise Performance of the OPA140 and OPA211 in Unity-Gain Buffer Configuration

7.3.5 Basic Noise Calculations


Low-noise circuit design requires careful analysis of all noise sources. External noise sources can dominate in many cases; consider the effect of source resistance on overall op amp noise performance. Total noise of the circuit is the root-sum-square combination of all noise components.

The resistive portion of the source impedance produces thermal noise proportional to the square root of the resistance. This function is plotted in [図 7-1](#). The source impedance is usually fixed; consequently, select the op amp and the feedback resistors to minimize the respective contributions to the total noise.

[図 7-2](#) illustrates both noninverting (**A**) and inverting (**B**) op amp circuit configurations with gain. In circuit configurations with gain, the feedback network resistors also contribute noise. In general, the current noise of the op amp reacts with the feedback resistors to create additional noise components. However, the extremely low current noise of the OPAX140 means that the current noise contribution can be neglected.

The feedback resistor values can generally be chosen to make these noise sources negligible. Low impedance feedback resistors load the output of the amplifier. The equations for total noise are shown for both configurations.

A) Noise in Noninverting Gain Configuration



Noise at the output:


$$E_o^2 = \left(1 + \frac{R_2}{R_1}\right)^2 e_n^2 + \left(\frac{R_2}{R_1}\right)^2 e_1^2 + e_2^2 + \left(1 + \frac{R_2}{R_1}\right)^2 e_s^2$$

Where $e_s = \sqrt{4kTR_s}$ = thermal noise of R_s

$e_1 = \sqrt{4kTR_1}$ = thermal noise of R_1

$e_2 = \sqrt{4kTR_2}$ = thermal noise of R_2

B) Noise in Inverting Gain Configuration



Noise at the output:

$$E_o^2 = \left(1 + \frac{R_2}{R_1 + R_s}\right)^2 e_n^2 + \left(\frac{R_2}{R_1 + R_s}\right)^2 e_1^2 + e_2^2 + \left(\frac{R_2}{R_1 + R_s}\right)^2 e_s^2$$

Where $e_s = \sqrt{4kTR_s}$ = thermal noise of R_s

$e_1 = \sqrt{4kTR_1}$ = thermal noise of R_1

$e_2 = \sqrt{4kTR_2}$ = thermal noise of R_2

For the OPAX140 series of operational amplifiers at 1 kHz, $e_n = 5.1 \text{ nV}/\sqrt{\text{Hz}}$.

図 7-2. Noise Calculation in Gain Configurations

7.3.6 Phase-Reversal Protection

The OPA140, OPA2140, and OPA4140 family has internal phase-reversal protection. Many FET- and bipolar-input op amps exhibit a phase reversal when the input is driven beyond the linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The input circuitry of the OPA140, OPA2140, and OPA4140 prevents phase reversal with excessive common-mode voltage; instead, the output limits into the appropriate rail (see [図 6-21](#)).

7.3.7 Thermal Protection

The OPAx140 series of op amps are capable of driving 2-k Ω loads with power-supply voltages of up to ± 18 V over the specified temperature range. In a single-supply configuration, where the load is connected to the negative supply voltage, the minimum load resistance is 2.8 k Ω at a supply voltage of 36 V. For lower supply voltages (either single-supply or symmetrical supplies), a lower load resistance can be used, as long as the output current does not exceed 13 mA; otherwise, the device short circuit current protection circuit can activate.

Internal power dissipation increases when operating at high supply voltages. Copper leadframe construction used in the OPA140, OPA2140, and OPA4140 series devices improves heat dissipation compared to conventional materials. Printed-circuit-board (PCB) layout can also help reduce a possible increase in junction temperature (T_J). Wide copper traces help dissipate the heat by acting as an additional heatsink. Temperature rise can be further minimized by soldering the devices directly to the PCB rather than using a socket.

Although the output current is limited by internal protection circuitry, accidental shorting of one or more output channels of a device can result in excessive heating. For instance, when an output is shorted to mid-supply, the typical short-circuit current of 36 mA leads to an internal power dissipation of over 600 mW at a supply of ± 18 V. Total power dissipation (P_D) includes both the quiescent power dissipation (P_{DQ}) and the power dissipation due to the load (P_{DL}).

In the case of a dual OPA2140 in an 8-pin VSSOP package (the junction-to-ambient thermal resistance, $R_{\theta JA}$, is 180°C/W), such power dissipation can lead the die temperature to be 220°C above ambient temperature (T_A), when both channels are shorted. This temperature increase significantly decreases the operating life of the device. T_J can be approximated using [式 1](#).

$$T_J = T_A + (P_{DQ} + P_{DL}) \times R_{\theta JA} \quad (1)$$

To prevent excessive heating, the OPAx140 series has an internal thermal shutdown circuit that shuts down the device if the die temperature exceeds approximately 180°C. When this thermal shutdown circuit activates, a built-in hysteresis of 15°C makes sure that the die temperature must drop to approximately 165°C before the device switches on again.

Additional consideration is needed for the combination of maximum operating voltage, maximum operating temperature, load, and package type. [図 7-3](#) and [図 7-4](#) show several practical considerations when evaluating the OPA2140 (dual version) and the OPA4140 (quad version).

As an example, the OPA4140 has a maximum total quiescent current of 10.8 mA (2.7 mA/channel) over temperature. The 14-pin TSSOP package has a typical $R_{\theta JA}$ of 135°C/W. This parameter means that because T_J must not exceed 150°C to provide reliable operation, either the supply voltage must be reduced, or T_A needs to remain low enough so that the T_J does not exceed 150°C. This condition is illustrated in [図 7-3](#) for various package types.




図 7-3. Maximum Supply Voltage vs Temperature, Quiescent State (No Load)




図 7-4. Maximum Supply Voltage vs Temperature, DC Worst-Case


Moreover, resistive loading of the output causes additional power dissipation and thus self-heating, which also must be considered when establishing the maximum supply voltage or operating temperature. To this end, [図 7-4](#) shows the maximum supply voltage versus temperature for a $2\text{ k}\Omega$ load resistance to mid-supply and a dc worst-case power dissipation condition. In symmetrical, bipolar supplies, the worst case dc condition is given by $V_{\text{OUT}} = \pm V_{\text{S}}/4$.

As shown by [式 1](#), the junction temperature depends on the thermal properties of the package, as expressed by $R_{\Theta JA}$. If the device then begins to drive a heavy load, the junction temperature can rise and trip the thermal-shutdown circuit. For such loading cases, the DRG package includes a thermal pad that significantly reduces $R_{\Theta JA}$. Proper PCB layout is essential to realize this improved thermal behavior. [図 7-3](#) and [図 7-3](#) show the potential improvement when using the DRG package option. For more information on PCB layout best practices, see [セクション 8.4.1](#).

7.3.8 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but can involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

A good understanding of this basic ESD circuitry and the relevance to an electrical overstress event is helpful. [図 7-5](#) shows an illustration of the ESD circuits contained in the OPAx140 series (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where the diodes meet at an absorption device internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.



(1) $V_{IN} = +V_S + 500 \text{ mV}$.

(2) TVS: $+V_{S(max)} > V_{TVSBR(\text{Min})} > +V_S$

(3) Suggested value approximately 1 k Ω .

図 7-5. Equivalent Internal ESD Circuitry Relative to a Typical Circuit Application

An ESD event produces a short duration, high-voltage pulse that is transformed into a short duration, high-current pulse when discharging through a semiconductor device. The ESD protection circuits are designed to provide a current path around the operational amplifier core to prevent damage. The energy absorbed by the protection circuitry is then dissipated as heat.

When an ESD voltage develops across two or more of the amplifier device pins, current flows through one or more of the steering diodes. Depending on the path that the current takes, the absorption device can activate. The absorption device has a trigger, or threshold voltage, that is above the normal operating voltage of the OPAX140 but below the device breakdown voltage level. When this threshold is exceeded, the absorption device quickly activates and clamps the voltage across the supply rails to a safe level.

When the operational amplifier connects into a circuit, as **図 7-5** shows, the ESD protection components are intended to remain inactive and not become involved in the application circuit operation. However, circumstances can arise where an applied voltage exceeds the operating voltage range of a given pin. If this condition occurs, there is a risk that some of the internal ESD protection circuits can be biased on and conduct current. Any such current flow occurs through steering diode paths and rarely involves the absorption device.

図 7-5 shows a specific example where the input voltage, V_{IN} , exceeds the positive supply voltage ($+V_S$) by 500 mV or more. Much of what happens in the circuit depends on the supply characteristics. If $+V_S$ can sink the current, one of the upper input steering diodes conducts and directs current to $+V_S$. Excessively high current levels can flow with increasingly higher V_{IN} . As a result, the data sheet specifications recommend that applications limit the input current to 10 mA.

If the supply is not capable of sinking the current, V_{IN} can begin sourcing current to the operational amplifier, and then take over as the source of positive supply voltage. The danger in this case is that the voltage can rise to levels that exceed the operational amplifier absolute maximum ratings.

Another common question involves what happens to the amplifier if an input signal is applied to the input while the power supplies $+V_S$ or $-V_S$ are at 0 V. Again, the answer depends on the supply characteristic while at 0 V,

or at a level below the input signal amplitude. If the supplies appear as high impedance, then the operational amplifier supply current can be supplied by the input source through the current steering diodes. This state is not a normal bias condition; the amplifier most likely does not operate normally. If the supplies are low impedance, then the current through the steering diodes can become quite high. The current level depends on the ability of the input source to deliver current, and any resistance in the input path.

If there is an uncertainty about the ability of the supply to absorb this current, external Zener diodes can be added to the supply pins; see [図 7-5](#). Select the Zener voltage so that the diode does not turn on during normal operation. However, the Zener voltage must be low enough so that the Zener diode conducts if the supply pin begins to exceed the safe operating supply voltage level.

7.3.9 EMI Rejection

The electromagnetic interference (EMI) rejection ratio, or EMIRR, describes the EMI immunity of operational amplifiers. An adverse effect that is common to many op amps is a change in the offset voltage as a result of RF signal rectification. An op amp that is more efficient at rejecting this change in offset as a result of EMI has a higher EMIRR and is quantified by a decibel value. Measuring EMIRR can be performed in many ways, but this section provides the EMIRR IN+, which specifically describes the EMIRR performance when the RF signal is applied to the noninverting input pin of the op amp. In general, only the noninverting input is tested for EMIRR for the following three reasons:

- Op amp input pins are known to be the most sensitive to EMI, and typically rectify RF signals better than the supply or output pins.
- The noninverting and inverting op amp inputs have symmetrical physical layouts and exhibit nearly matching EMIRR performance
- EMIRR is easier to measure on noninverting pins than on other pins because the noninverting input terminal can be isolated on a PCB. This isolation allows the RF signal to be applied directly to the noninverting input terminal with no complex interactions from other components or connecting PCB traces. [図 7-6](#)




図 7-6. OPA2140 EMIRR

The EMIRR IN+ of the OPA2140 is plotted versus frequency as shown in [図 7-6](#). If available, any dual and quad op amp device versions have nearly similar EMIRR IN+ performance. The OPA2140 unity-gain bandwidth is 11 MHz. EMIRR performance below this frequency denotes interfering signals that fall within the op amp bandwidth.

For more information, see the [EMI Rejection Ratio of Operational Amplifiers Application Report](#), available for download from www.ti.com.

表 7-1 lists the EMIRR IN+ values for the OPA2140 at particular frequencies commonly encountered in real-world applications. Applications listed in 表 7-1 can be centered on or operated near the particular frequency shown. This information can be of special interest to designers working with these types of applications, or working in other fields likely to encounter RF interference from broad sources, such as the industrial, scientific, and medical (ISM) radio band.

表 7-1. OPA2140 EMIRR IN+ for Frequencies of Interest

FREQUENCY	APPLICATION OR ALLOCATION	EMIRR IN+
400 MHz	Mobile radio, mobile satellite, space operation, weather, radar, ultra-high frequency (UHF) applications	53.1 dB
900 MHz	Global system for mobile communications (GSM) applications, radio communication, navigation, GPS (to 1.6 GHz), GSM, aeronautical mobile, UHF applications	72.2 dB
1.8 GHz	GSM applications, mobile personal communications, broadband, satellite, L-band (1 GHz to 2 GHz)	80.7 dB
2.4 GHz	802.11b, 802.11g, 802.11n, Bluetooth®, mobile personal communications, industrial, scientific and medical (ISM) radio band, amateur radio and satellite, S-band (2 GHz to 4 GHz)	86.8 dB
3.6 GHz	Radiolocation, aero communication and navigation, satellite, mobile, S-band	91.7 dB
5 GHz	802.11a, 802.11n, aero communication and navigation, mobile communication, space and satellite operation, C-band (4 GHz to 8 GHz)	96.6 dB

7.3.10 EMIRR +IN Test Configuration

図 7-7 shows the circuit configuration for testing the EMIRR IN+. An RF source is connected to the op amp noninverting input terminal using a transmission line. The op amp is configured in a unity gain buffer topology with the output connected to a low-pass filter (LPF) and a digital multimeter (DMM). A large impedance mismatch at the op amp input causes a voltage reflection; however, this effect is characterized and accounted for when determining the EMIRR IN+. The resulting DC offset voltage is sampled and measured by the multimeter. The LPF isolates the multimeter from residual RF signals that can interfere with multimeter accuracy.




図 7-7. EMIRR +IN Test Configuration

7.4 Device Functional Modes

The OPAX140 has a single functional mode and is operational when the power-supply voltage is greater than 4.5 V (± 2.25 V). The maximum power supply voltage for the OPAX140 is 36 V (± 18 V).

8 Application and Implementation


注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

The OPA140, OPA2140, and OPA4140 are unity-gain stable, operational amplifiers with very low noise, input bias current, and input offset voltage. Applications with noisy or high-impedance power supplies require decoupling capacitors placed close to the device pins. In most cases, 0.1- μ F capacitors are adequate. Designers can easily use the rail-to-rail output swing and input range that includes V_– to take advantage of the low-noise characteristics of JFET amplifiers while also interfacing to modern, single-supply, precision data converters.

8.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

図 8-1. 25-kHz Low-pass Filter

8.2.1 Design Requirements

Low-pass filters are commonly employed in signal processing applications to reduce noise and prevent aliasing. The OPAx140 are an excellent choice to construct high-speed, high-precision active filters. 図 8-1 shows a second-order, low-pass filter commonly encountered in signal processing applications.

Use the following parameters for this design example:

- Gain = 5 V/V (inverting gain)
- Low-pass cutoff frequency = 25 kHz
- Second-order Chebyshev filter response with 3-dB gain peaking in the pass band

8.2.2 Detailed Design Procedure

The infinite-gain multiple-feedback circuit for a low-pass network function is shown in. Use 式 2 to calculate the voltage transfer function.

$$\frac{\text{Output}}{\text{Input}}(s) = \frac{-1/R_1 R_3 C_2 C_5}{s^2 + (s/C_2)(1/R_1 + 1/R_3 + 1/R_4) + 1/R_3 R_4 C_2 C_5} \quad (2)$$

This circuit produces a signal inversion. For this circuit, the gain at DC and the low-pass cutoff frequency are calculated by 式 3:

$$\begin{aligned} \text{Gain} &= \frac{R_4}{R_1} \\ f_C &= \frac{1}{2\pi} \sqrt{(1/R_3 R_4 C_2 C_5)} \end{aligned} \quad (3)$$

Software tools are readily available to simplify filter design. The WEBENCH® Filter Designer is a simple, powerful, and easy-to-use active filter design program. The WEBENCH® Filter Designer lets you create optimized filter designs using a selection of TI operational amplifiers and passive components from TI's vendor partners.

Available as a web based tool from the WEBENCH Design Center, the WEBENCH Filter Designer allows you to design, optimize, and simulate complete, multistage, active-filter solutions within minutes.

8.2.3 Application Curve




図 8-2. OPAX140 Second-Order, 25-kHz, Chebyshev, Low-Pass Filter

8.3 Power Supply Recommendations

The OPAX140 is specified for operation from 4.5 V to 36 V (± 2.25 V to ± 18 V); many specifications apply from -40°C to 125°C . Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in [セクション 6.8](#).

注意

Supply voltages larger than 40 V can permanently damage the device; see [セクション 6.1](#).

Place 0.1- μF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see [セクション 8.4](#).

8.4 Layout

8.4.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and op amp itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1- μF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single-supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds paying attention to the flow of the ground current. For more detailed information, see [Circuit Board Layout Techniques](#).

- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As illustrated in [图 8-3](#), keeping RF and RG close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- For best performance, TI recommends cleaning the PCB following board assembly.
- Any precision integrated circuit can experience performance shifts due to moisture ingress into the plastic package. Following any aqueous PCB cleaning process, TI recommends baking the PCB assembly to remove moisture introduced into the device packaging during the cleaning process. A low temperature, post cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.

In addition, follow these steps for the DRG package:

- Solder the thermal pad to a V- plane to conduct heat away from the package. Thermal vias underneath the thermal pad are recommended, but not required. The recommended pattern is shown in the mechanical drawing appended to the end of this document. If using thermal vias connect to the V- plane.
- When connecting these vias to the plane, do not use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations, making the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the vias under the package must make the connections to the internal plane with a complete connection around the entire circumference of the plated-through hole.
- The top-side solder mask must leave the pins of the package and the thermal pad area exposed. The bottom-side solder mask must cover the vias of the thermal pad area. This masking prevents solder from being pulled away from the thermal pad area during the reflow process.
- Apply solder paste to the exposed thermal pad area and all of the device pins.
- With these preparatory steps in place, simply place the device in position, and run through the solder reflow operation as with any standard surface-mount component

8.4.2 Layout Example




図 8-3. Dual Operational Amplifier Board Layout for Noninverting Configuration

9 Device and Documentation Support

9.1 Device Support

9.1.1 Development Support

9.1.1.1 PSpice® for TI

PSpice® for TI は、アナログ回路の性能評価に役立つ設計およびシミュレーション環境です。レイアウトと製造に移る前に、サブシステムの設計とプロトタイプ・ソリューションを作成することで、開発コストを削減し、市場投入までの期間を短縮できます。

9.1.1.2 TINA-TI™ シミュレーション・ソフトウェア(無償ダウンロード)

TINA-TI™ シミュレーション・ソフトウェアは、SPICE エンジンをベースにした単純かつ強力な、使いやすい回路シミュレーション・プログラムです。TINA-TI シミュレーション・ソフトウェアは、TINA™ ソフトウェアのすべての機能を持つ無償バージョンで、パッシブ・モデルとアクティブ・モデルに加えて、マクロモデルのライブラリがプリロードされています。TINA-TI シミュレーション・ソフトウェアには、SPICE の標準的な DC 解析、過渡解析、周波数ドメイン解析などの全機能に加え、追加の設計機能が搭載されています。

TINA-TI シミュレーション・ソフトウェアは [設計ツールとシミュレーション](#) Web ページから [無料でダウンロード](#) でき、ユーザーが結果をさまざまな方法でフォーマットできる、広範な後処理機能を備えています。仮想計測器により、入力波形を選択し、回路ノード、電圧、および波形をプローブして、動的なクイック・スタート・ツールを作成できます。

注

これらのファイルを使用するには、TINA ソフトウェアまたは TINA-TI ソフトウェアがインストールされている必要があります。[TINA-TI™ ソフトウェア・フルダ](#) から、無償の TINA-TI シミュレーション・ソフトウェアをダウンロードしてください。

9.1.1.3 フィルタ設計ツール

[フィルタ設計ツール](#) は単純で強力な、使いやすいアクティブ・フィルタ設計プログラムです。フィルタ設計ツールを使用すると、TI のベンダ・パートナーからの TI 製オペアンプやパッシブ・コンポーネントを使用して、最適なフィルタ設計を作成できます。

[フィルタ設計ツール](#) は、[設計ツールとシミュレーション](#) Web ページから Web 対応ツールとして利用でき、包括的な複数段アクティブ・フィルタ・ソリューションをわずか数分で設計、最適化、シミュレーションできます。

9.1.1.4 TI のリファレンス・デザイン

TI のリファレンス・デザインは、TI の高精度アナログ・アプリケーション専門家により作成されたアナログ・ソリューションです。TI のリファレンス・デザインは、動作原理、部品の選択、シミュレーション、完全な PCB 回路図およびレイアウト、部品表、測定済みの性能を提供します。TI のリファレンス・デザインは、<http://www.ti.com/ww/en/analog/precision-designs/> からオンラインで入手できます。

9.2 Documentation Support

9.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, *Circuit Board Layout Techniques*
- Texas Instruments, *Op Amps for Everyone* design reference
- Texas Instruments, *OPA140, OPA2140, OPA4140 EMI Immunity Performance* technical brief
- Texas Instruments, *Compensate Transimpedance Amplifiers Intuitively* application report
- Texas Instruments, *Operational amplifier gain stability, Part 3: AC gain-error analysis*
- Texas Instruments, *Operational amplifier gain stability, Part 2: DC gain-error analysis*
- Texas Instruments, *Using infinite-gain, MFB filter topology in fully differential active filters*
- Texas Instruments, *Op Amp Performance Analysis* application bulletin
- Texas Instruments, *Single-Supply Operation of Operational Amplifiers* application bulletin
- Texas Instruments, *Tuning in Amplifiers* application bulletin
- Texas Instruments, *Shelf-Life Evaluation of Lead-Free Component Finishes* application report
- Texas Instruments, *Feedback Plots Define Op Amp AC Performance* application bulletin
- Texas Instruments, *EMI Rejection Ratio of Operational Amplifiers Application Report* application report

9.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

9.4 サポート・リソース

[TI E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

9.5 Trademarks

TINA-TI™ and TI E2E™ are trademarks of Texas Instruments.

TINA™ is a trademark of DesignSoft, Inc.

Bluetooth® is a registered trademark of Bluetooth SIG, Inc.

WEBENCH® is a registered trademark of Texas Instruments.

PSpice® is a registered trademark of Cadence Design Systems, Inc.

すべての商標は、それぞれの所有者に帰属します。

9.6 静電気放電に関する注意事項

この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.7 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
OPA140AID	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA140
OPA140AID.B	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA140
OPA140AIDBVR	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	O140
OPA140AIDBVR.B	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	O140
OPA140AIDBVRG4	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	O140
OPA140AIDBVRG4.B	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	O140
OPA140AIDBVT	Active	Production	SOT-23 (DBV) 5	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	O140
OPA140AIDBVT.B	Active	Production	SOT-23 (DBV) 5	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	O140
OPA140AIDGKR	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	Call TI Nipdau	Level-2-260C-1 YEAR	-40 to 125	(140, O140)
OPA140AIDGKR.B	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	(140, O140)
OPA140AIDGKRG4	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	140
OPA140AIDGKRG4.B	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	140
OPA140AIDGKT	Active	Production	VSSOP (DGK) 8	250 SMALL T&R	Yes	Call TI Nipdau	Level-2-260C-1 YEAR	-40 to 125	140
OPA140AIDGKT.B	Active	Production	VSSOP (DGK) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	140
OPA140AIDR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA140
OPA140AIDR.B	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA140
OPA140AIDRG4	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA140
OPA140AIDRG4.B	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA140
OPA2140AID	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	O2140A
OPA2140AID.B	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	O2140A
OPA2140AIDGKR	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	Call TI Nipdau	Level-2-260C-1 YEAR	-40 to 125	2140
OPA2140AIDGKR.B	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2140
OPA2140AIDGKT	Active	Production	VSSOP (DGK) 8	250 SMALL T&R	Yes	Call TI Nipdau	Level-2-260C-1 YEAR	-40 to 125	2140
OPA2140AIDGKT.B	Active	Production	VSSOP (DGK) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2140
OPA2140AIDGKTG4	Active	Production	VSSOP (DGK) 8	250 SMALL T&R	Yes	Call TI Nipdau	Level-2-260C-1 YEAR	-40 to 125	2140
OPA2140AIDGKTG4.B	Active	Production	VSSOP (DGK) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2140
OPA2140AIDR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	O2140A
OPA2140AIDR.B	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	O2140A
OPA2140AIDRG4	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	O2140A

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
OPA2140AIDRG4.B	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	O2140A
OPA2140AIDRGR	Active	Production	SON (DRG) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	O2140
OPA2140AIDRGR.B	Active	Production	SON (DRG) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	O2140
OPA2140AIDRG	Active	Production	SON (DRG) 8	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	O2140
OPA2140AIDRG.T.B	Active	Production	SON (DRG) 8	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	O2140
OPA4140AID	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	O4140A
OPA4140AID.B	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	O4140A
OPA4140AIDG4	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	O4140A
OPA4140AIDG4.B	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	O4140A
OPA4140AIDR	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	O4140A
OPA4140AIDR.B	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	O4140A
OPA4140AIPW	Active	Production	TSSOP (PW) 14	90 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	O4140A
OPA4140AIPW.B	Active	Production	TSSOP (PW) 14	90 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	O4140A
OPA4140AIPWR	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	O4140A
OPA4140AIPWR.B	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	O4140A
OPA4140AIPWRG4	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	O4140A
OPA4140AIPWRG4.B	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	O4140A

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA140AIDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
OPA140AIDBVRG4	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
OPA140AIDBVT	SOT-23	DBV	5	250	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
OPA140AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA140AIDGKRG4	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA140AIDGKT	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA140AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA140AIDRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA2140AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2140AIDGKRG4	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2140AIDGKT	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2140AIDGKTG4	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2140AIDGKTG4	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2140AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA2140AIDRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2140AIDRGR	SON	DRG	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
OPA2140AIDRGT	SON	DRG	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
OPA4140AIDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
OPA4140AIPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
OPA4140AIPWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA140AIDBVR	SOT-23	DBV	5	3000	190.0	190.0	30.0
OPA140AIDBVRG4	SOT-23	DBV	5	3000	190.0	190.0	30.0
OPA140AIDBVT	SOT-23	DBV	5	250	202.0	201.0	28.0
OPA140AIDGKR	VSSOP	DGK	8	2500	353.0	353.0	32.0
OPA140AIDGKRG4	VSSOP	DGK	8	2500	353.0	353.0	32.0
OPA140AIDGKT	VSSOP	DGK	8	250	213.0	191.0	35.0
OPA140AIDR	SOIC	D	8	2500	353.0	353.0	32.0
OPA140AIDRG4	SOIC	D	8	2500	353.0	353.0	32.0
OPA2140AIDGKR	VSSOP	DGK	8	2500	353.0	353.0	32.0
OPA2140AIDGKR	VSSOP	DGK	8	2500	353.0	353.0	32.0
OPA2140AIDGKT	VSSOP	DGK	8	250	213.0	191.0	35.0
OPA2140AIDGKT	VSSOP	DGK	8	250	353.0	353.0	32.0
OPA2140AIDGKTG4	VSSOP	DGK	8	250	213.0	191.0	35.0
OPA2140AIDGKTG4	VSSOP	DGK	8	250	353.0	353.0	32.0
OPA2140AIDR	SOIC	D	8	2500	353.0	353.0	32.0
OPA2140AIDRG4	SOIC	D	8	2500	353.0	353.0	32.0
OPA2140AIDRGR	SON	DRG	8	3000	367.0	367.0	35.0
OPA2140AIDRGT	SON	DRG	8	250	210.0	185.0	35.0

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA4140AIDR	SOIC	D	14	2500	353.0	353.0	32.0
OPA4140AIPWR	TSSOP	PW	14	2000	353.0	353.0	32.0
OPA4140AIPWRG4	TSSOP	PW	14	2000	353.0	353.0	32.0

TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μ m)	B (mm)
OPA140AID	D	SOIC	8	75	506.6	8	3940	4.32
OPA140AID.B	D	SOIC	8	75	506.6	8	3940	4.32
OPA2140AID	D	SOIC	8	75	506.6	8	3940	4.32
OPA2140AID.B	D	SOIC	8	75	506.6	8	3940	4.32
OPA4140AID	D	SOIC	14	50	506.6	8	3940	4.32
OPA4140AID.B	D	SOIC	14	50	506.6	8	3940	4.32
OPA4140AIDG4	D	SOIC	14	50	506.6	8	3940	4.32
OPA4140AIDG4.B	D	SOIC	14	50	506.6	8	3940	4.32
OPA4140AIPW	PW	TSSOP	14	90	508	8.5	3250	2.8
OPA4140AIPW.B	PW	TSSOP	14	90	508	8.5	3250	2.8




PACKAGE OUTLINE

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:


1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT


D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


PACKAGE OUTLINE

PW0014A



TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT


PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4220202/B 12/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



**SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X**

4220202/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


PACKAGE OUTLINE

DBV0005A



SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



4214839/K 08/2024

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
5. Support pin may differ or may not be present.

EXAMPLE BOARD LAYOUT


DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/K 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


PACKAGE OUTLINE

DGK0008A



VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.



1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

EXAMPLE BOARD LAYOUT

DGK0008A

™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



4214862/A 04/2023

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

DGK0008A

TM VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
SCALE: 15X

4214862/A 04/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW


DRG 8

WSON - 0.8 mm max height

3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD


This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4225794/A


PACKAGE OUTLINE

DRG0008B



WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4218886/A 01/2020

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

DRG0008B


WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE

SCALE:20X



SOLDER MASK DETAILS

4218886/A 01/2020

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DRG0008B

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
82% PRINTED SOLDER COVERAGE BY AREA
SCALE:25X

4218886/A 01/2020

NOTES: (continued)


6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PACKAGE OUTLINE

D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4220718/A 09/2016

NOTES:


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
5. Reference JEDEC registration MS-012, variation AB.

EXAMPLE BOARD LAYOUT


D0014A

SOIC - 1.75 mm max height


SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
SCALE:8X



NON SOLDER MASK
DEFINED



SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4220718/A 09/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:8X

4220718/A 09/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の默示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または默示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したもので、(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日：2025 年 10 月