

SN74AVCH2T45 構成可能レベルシフト / 電圧変換機能、3 ステート出力搭載、2 ビット、2 電源、バス トランシーバ

1 特長

- テキサス・インスツルメンツの NanoFree™ パッケージで提供
- V_{CC} 絶縁機能
- 2 レール設計
- 4.6V 許容の I/O
- 部分的パワーダウン モード動作
- データ入力のバス ホールド
- 最大データ レート
 - 500Mbps (1.8V ~ 3.3V)
 - 320Mbps (<1.8V ~ 3.3V)
 - 320Mbps (2.5V または 1.8V にレベルシフト)
 - 280Mbps (1.5V にレベルシフト)
 - 240Mbps (1.2V にレベルシフト)
- JESD 78、Class II 準拠で 100mA 超のラッチアップ性能
- JESD 22 を超える ESD 保護

2 アプリケーション

- スマートフォン
- サーバー
- デスクトップ PC とノートパソコン
- その他のポータブル機器

3 概要

この 2 ビット非反転バス トランシーバは、設定可能な 2 本の独立した電源レールを使用します。A ポートは V_{CCA} (1.2V ~ 3.6V の任意の電源電圧を入力できます) に追従するように設計されています。B ポートは V_{CCB} (1.2V ~ 3.6V の任意の電源電圧を入力できます) に追従するように設計されています。これにより、1.2V、1.5V、1.8V、2.5V、3.3V の任意の電圧ノード間での自在な低電圧双方向変換およびレベルシフトが可能です。

SN74AVCH2T45 は、データ バス間の非同期通信用に設計されています。方向制御 (DIR ピン) 入力のロジックレベルにより、B ポート出力と A ポート出力のどちらかがアクティブになります。本デバイスは、B ポート出力をアクティブにした場合、A バスから B バスにデータを送信し、A ポート出力をアクティブにした場合、B バスから A バスにデータを送信します。SN74AVCH2T45 にはアクティブなバス ホールド回路があり、使用されていない、または駆動されていない入力を有効なロジック状態に保持します。プルアップ抵抗もプルダウン抵抗も、バス ホールド回路と組み合わせて使用することは推奨しません。


このデバイスは、 I_{off} を使用する部分的パワーダウン アプリケーション用の動作が完全に規定されています。 I_{off} 回路で出力をディセーブルすることにより、電源切断時にデバイスに電流が逆流して損傷するのを回避できます。 V_{CC} 絶縁機能は、どちらかの V_{CC} 入力が入力 GND レベルになると、両方の出力を確実に高インピーダンス状態にします。電源オン側のバス ホールド回路は常にアクティブのままです。

アクティブなバス ホールド回路により、使用されていない、または駆動されていない入力を有効なロジック状態に保持します。NanoFree パッケージ技術は IC パッケージの概念における主要なブレイクスルーであり、ダイをパッケージとして使用します。

パッケージ情報

部品番号	パッケージ (1)	パッケージ サイズ (2)
SN74AVCH2T45	DCT (SSOP, 8)	2.95mm × 4.00mm
	DCU (VSSOP, 8)	3.10mm × 2.00mm
	YZP (DSBGA, 8)	1.89mm × 0.89mm

- (1) 詳細については、[セクション 11](#) を参照してください。
- (2) パッケージ サイズ (長さ × 幅) は公称値であり、該当する場合はピンも含まれます。



論理図 (正論理)



Table of Contents

1 特長	1	7.1 Overview.....	13
2 アプリケーション	1	7.2 Functional Block Diagram.....	13
3 概要	1	7.3 Feature Description.....	14
4 Pin Configurations and Functions	3	7.4 Device Functional Modes.....	14
5 Specifications	4	8 Application and Implementation	15
5.1 Absolute Maximum Ratings.....	4	8.1 Application Information.....	15
5.2 ESD Ratings.....	4	8.2 Typical Applications.....	15
5.3 Recommended Operating Conditions.....	5	8.3 Power Supply Recommendations.....	18
5.4 Thermal Information.....	6	8.4 Layout.....	18
5.5 Electrical Characteristics.....	6	9 Device and Documentation Support	20
5.6 Switching Characteristics: $V_{CCA} = 1.2V$	7	9.1 Documentation Support.....	20
5.7 Switching Characteristics: $V_{CCA} = 1.5V$	8	9.2 ドキュメントの更新通知を受け取る方法.....	20
5.8 Switching Characteristics: $V_{CCA} = 1.8V$	9	9.3 サポート・リソース.....	20
5.9 Switching Characteristics: $V_{CCA} = 2.5V$	9	9.4 Trademarks.....	20
5.10 Switching Characteristics: $V_{CCA} = 3.3V$	10	9.5 静電気放電に関する注意事項.....	20
5.11 Operating Characteristics.....	10	9.6 用語集.....	20
5.12 Typical Characteristics.....	11	10 Revision History	21
6 Parameter Measurement Information	12	11 Mechanical, Packaging, and Orderable Information	21
7 Detailed Description	13		

4 Pin Configurations and Functions




図 4-1. DCT and DCU Packages 8-Pin SSOP and VSSOP Top View




図 4-2. YZP Package 8-Pin DSBGA Bottom View

表 4-1. Pin Functions

PIN			DESCRIPTION
NAME	SSOP, VSSOP	DSBGA	
VCCA	1	A1	Supply Voltage A
VCCB	8	A2	Supply Voltage B
GND	4	D1	Ground
A1	2	B1	Output or input depending on state of DIR. Output level depends on V _{CCA} .
A2	3	C1	Output or input depending on state of DIR. Output level depends on V _{CCA} .
B1	7	B2	Output or input depending on state of DIR. Output level depends on V _{CCB} .
B2	6	C2	Output or input depending on state of DIR. Output level depends on V _{CCB} .
DIR	5	D2	Direction Pin, Connect to GND or to VCCA.

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V_{CCA} V_{CCB}	Supply voltage		−0.5	4.6	V
V_I	Input voltage ⁽²⁾	I/O ports (A port)	−0.5	4.6	V
		I/O ports (B port)	−0.5	4.6	
		Control inputs	−0.5	4.6	
V_O	Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾	A port	−0.5	4.6	V
		B port	−0.5	4.6	
V_O	Voltage range applied to any output in the high or low state ^{(2) (3)}	A port	−0.5	$V_{CCA} + 0.5$	V
		B port	−0.5	$V_{CCB} + 0.5$	
I_{IK}	Input clamp current	$V_I < 0$		−50	mA
I_{OK}	Output clamp current	$V_O < 0$		−50	mA
I_O	Continuous output current			±50	mA
	Continuous current through V_{CCA} , V_{CCB} , or GND			±100	mA
T_J	Junction temperature		−40	150	°C
T_{stg}	Storage temperature		−65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under [セクション 5.3](#). Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input voltage and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The output positive-voltage rating may be exceeded up to 4.6V maximum if the output current rating is observed.

5.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge		
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±8000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	
	Machine Model (MM), Per JEDEC specification JESD22-A115-A	±200	

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽³⁾ (4) (5)

			V _{CCI} ⁽¹⁾	V _{CCO} ⁽²⁾	MIN	NOM	MAX	UNIT
V _{CCA}	Supply voltage				1.2		3.6	V
V _{CCB}	Supply voltage				1.2		3.6	V
V _{IH}	High-level input voltage	Data inputs ⁽⁴⁾	1.2V to 1.95V		V _{CCI} ⁽¹⁾ × 0.65			V
			1.95V to 2.7V		1.6			
			2.7V to 3.6V		2			
V _{IL}	Low-level input voltage	Data inputs ⁽⁴⁾	1.2V to 1.95V			V _{CCI} ⁽¹⁾ × 0.35		V
			1.95V to 2.7V			0.7		
			2.7V to 3.6V			0.8		
V _{IH}	High-level input voltage	DIR (referenced to V _{CCA}) ⁽⁵⁾	1.2V to 1.95V		V _{CCA} × 0.65			V
			1.95 V to 2.7V		1.6			
			2.7V to 3.6V		2			
V _{IL}	Low-level input voltage	DIR (referenced to V _{CCA}) ⁽⁵⁾	1.2V to 1.95V			V _{CCA} × 0.35		V
			1.95V to 2.7V			0.7		
			2.7V to 3.6V			0.8		
V _I	Input voltage				0		3.6	V
V _O	Output voltage	Active state			0		V _{CCO} ⁽²⁾	V
		3-state			0		3.6	
I _{OH}	High-level output current			1.2V			–3	mA
				1.4V to 1.6V			–6	
				1.65V to 1.95V			–8	
				2.3V to 2.7V			–9	
				3V to 3.6V			–12	
I _{OL}	Low-level output current			1.2V			3	mA
				1.4V to 1.6V			6	
				1.65V to 1.95V			8	
				2.3V to 2.7V			9	
				3V to 3.6V			12	
Δt/Δv	Input transition rise or fall rate						5	ns/V
T _A	Operating free-air temperature				–40		85	°C

(1) V_{CCI} is the voltage associated with the input port supply VCCA or VCCB.

(2) V_{CCO} is the voltage associated with the output port supply VCCA or VCCB.

(3) All unused data inputs of the device must be held at V_{CCI} or GND to ensure proper device operation. Refer to the TI application report, [Implications of Slow or Floating CMOS Inputs](#).

(4) For V_{CCI} values not specified in the data sheet, V_{IH} min = V_{CCI} × 0.7V, V_{IL} max = V_{CCI} × 0.3V.

(5) For V_{CCI} values not specified in the data sheet, V_{IH} min = V_{CCA} × 0.7V, V_{IL} max = V_{CCA} × 0.3V.

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		SN74AVCH2T45			UNIT
		DCT (SSOP)	DCU (VSSOP)	YZP (DSBGA)	
		8 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	183.1	246.9	105.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	101.5	95.2	1.6	
$R_{\theta JB}$	Junction-to-board thermal resistance	111.0	158.4	10.8	
Ψ_{JT}	Junction-to-top characterization parameter	27.6	34.1	3.1	
Ψ_{JB}	Junction-to-board characterization parameter	109.2	157.5	10.8	

(1) For more information about traditional and new thermal metrics, see the [IC Package Thermal Metrics](#) application report.

5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)^{(5) (6)}

PARAMETER		TEST CONDITIONS	V _{CCA}	V _{CCB}	T _A = 25°C			−40°C to 85°C			UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	
V _{OH} ⁽⁷⁾		I _{OH} = −100μA	V _I = V _{IH}	1.2V to 3.6V	1.2V to 3.6V				V _{CCO} − 0.2	V	
		I _{OH} = −3mA		1.2V	1.2V	0.95					
		I _{OH} = −6mA		1.4V	1.4V	1.05					
		I _{OH} = −8mA		1.65V	1.65V	1.2					
		I _{OH} = −9mA		2.3V	2.3V	1.75					
		I _{OH} = −12mA		3V	3V	2.3					
	V _{OL} ⁽⁷⁾			I _{OL} = 100μA	V _I = V _{IL}	1.2V to 3.6V	1.2V to 3.6V				0.2
		I _{OL} = 3mA	1.2V	1.2V		0.15					
		I _{OL} = 6mA	1.4V	1.4V		0.35					
		I _{OL} = 8mA	1.65V	1.65V		0.45					
		I _{OL} = 9mA	2.3V	2.3V		0.55					
		I _{OL} = 12mA	3V	3V		0.7					
I _I ⁽⁷⁾		DIR input	V _I = V _{CCA} or GND	1.2V to 3.6V		1.2V to 3.6V	±0.025	±0.25	±1		
I _{BHL} ⁽¹⁾		V _I = 0.42V	1.2V	1.2V	25						μA
		V _I = 0.49V	1.4V	1.4V				15			
		V _I = 0.58V	1.65V	1.65V				25			
		V _I = 0.7V	2.3V	2.3V				45			
		V _I = 0.8V	3.3V	3.3V				100			
I _{BHH} ⁽²⁾		V _I = 0.78V	1.2V	1.2V	−25						μA
		V _I = 0.91V	1.4V	1.4V				−15			
		V _I = 1.07V	1.65V	1.65V				−25			
		V _I = 1.6V	2.3V	2.3V				−45			
		V _I = 2V	3.3V	3.3V				−100			
I _{BHLO} ⁽³⁾		V _I = 0 to V _{CC}	1.2V	1.2V	50						μA
			1.6V	1.6V				125			
			1.95V	1.95V				200			
			2.7V	2.7V				300			
			3.6V	3.6V				500			
I _{BHHO} ⁽⁴⁾		V _I = 0 to V _{CC}	1.2V	1.2V	−50						μA
			1.6V	1.6V				−125			
			1.95V	1.95V				−200			
			2.7V	2.7V				−300			
			3.6V	3.6V				−500			
I _{off} ⁽⁸⁾	A port	V _I or V _O = 0 to 3.6V	0V	0V to 3.6V	±0.1	±1				±5	μA
	B port		0V to 3.6V	0V	±0.1	±1				±5	

over recommended operating free-air temperature range (unless otherwise noted)^{(5) (6)}

PARAMETER	TEST CONDITIONS	V _{CCA}	V _{CCB}	T _A = 25°C			–40°C to 85°C			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
I _{OZ} ⁽⁸⁾	B port	V _O = V _{CCO} or GND,	0V	3.6V	±0.5	±2.5			±5	μA
	A port	V _I = V _{CCI} or GND	3.6V	0V	±0.5	±2.5			±5	
I _{CCA} ⁽⁸⁾	V _I = V _{CCI} or GND, I _O = 0	1.2V to 3.6V	1.2V to 3.6V						10	μA
		0V	3.6V						–2	
		3.6V	0V						10	
I _{CCB} ⁽⁸⁾	V _I = V _{CCI} or GND, I _O = 0	1.2V to 3.6V	1.2V to 3.6V						10	μA
		0V	3.6V						10	
		3.6V	0V						–2	
I _{CCA} + I _{CCB}	V _I = V _{CCI} or GND, I _O = 0	1.2V to 3.6V	1.2V to 3.6V						20	μA
C _i	Control inputs	V _I = 3.3V or GND	3.3V	3.3V	2.5					pF
C _{io}	A or B port	V _I = 3.3 V or GND	3.3V	3.3V	6					pF

- (1) The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} maximum. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} maximum.
- (2) The bus-hold circuit can source at least the minimum high sustaining current at V_{IH} minimum. I_{BHH} should be measured after raising V_{IN} to V_{CC} and then lowering it to V_{IH} minimum.
- (3) An external driver must source at least I_{BHLO} to switch this node from low to high.
- (4) An external driver must sink at least I_{BHHO} to switch this node from high to low.
- (5) V_{CCO} is the voltage associated with the output port supply V_{CCA} or V_{CCB}.
- (6) V_{CCI} is the voltage associated with the input port supply V_{CCA} or V_{CCB}.
- (7) V_{OH}: Output High Voltage; V_{OL}: Output Low Voltage; I_i: Control Input Current.
- (8) I_{off}: Partial Power Down Output current; I_{OZ}: Hi-Z Output Current; I_{CCA}: Supply A Current; I_{CCB}: Supply B Current.

5.6 Switching Characteristics: V_{CCA} = 1.2V

 over recommended operating free-air temperature range, V_{CCA} = 1.2V (see [図 6-1](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1.2V	V _{CCB} = 1.5V	V _{CCB} = 1.8V	V _{CCB} = 2.5V	V _{CCB} = 3.3V	UNIT
			TYP	TYP	TYP	TYP	TYP	
t _{PLH} ⁽²⁾	A	B	3.1	2.6	2.4	2.2	2.2	ns
t _{PHL} ⁽²⁾			3.1	2.6	2.4	2.2	2.2	
t _{PLH} ⁽²⁾	B	A	3.4	3.1	3	2.9	2.9	ns
t _{PHL} ⁽²⁾			3.4	3.1	3	2.9	2.9	
t _{PHZ} ⁽²⁾	DIR	A	5.2	5.2	5.1	5	4.8	ns
t _{PLZ} ⁽²⁾			5.2	5.2	5.1	5	4.8	
t _{PHZ} ⁽²⁾	DIR	B	5	4	3.8	2.8	3.2	ns
t _{PLZ} ⁽²⁾			5	4	3.8	2.8	3.2	
t _{PZH} ^{(2) (1)}	DIR	A	8.4	7.1	6.8	5.7	6.1	ns
t _{PZL} ^{(2) (1)}			8.4	7.1	6.8	5.7	6.1	
t _{PZH} ^{(2) (1)}	DIR	B	8.3	7.8	7.5	7.2	7	ns
t _{PZL} ^{(2) (1)}			8.3	7.8	7.5	7.2	7	

- (1) The enable time is a calculated value derived using the formula shown in the [セクション 8.2.2.2.1](#) section.
- (2) t_{PLH}: Low-to-high Propagation Delay; t_{PHL}: High-to-Low Propagation Delay; t_{PHZ}: High-to-Hi-Z Propagation Delay; t_{PLZ}: Low-to-Hi-Z Propagation Delay; t_{PZH}: Hi-Z-to-High Propagation Delay; t_{PZL}: Hi-Z-to-Low Propagation Delay

5.7 Switching Characteristics: $V_{CCA} = 1.5V$

over recommended operating free-air temperature range, $V_{CCA} = 1.5V \pm 0.1V$ (see [Figure 6-1](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CCB} = 1.2V$	$V_{CCB} = 1.5V \pm 0.1V$		$V_{CCB} = 1.8V \pm 0.15V$		$V_{CCB} = 2.5V \pm 0.2V$		$V_{CCB} = 3.3V \pm 0.3V$		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}^{(2)}$	A	B	2.8	0.7	5.4	0.5	4.6	0.4	3.7	0.3	3.5	ns
$t_{PHL}^{(2)}$			2.8	0.7	5.4	0.5	4.6	0.4	3.7	0.3	3.5	
$t_{PLH}^{(2)}$	B	A	2.7	0.8	5.4	0.7	5.2	0.6	4.9	0.5	4.7	ns
$t_{PHL}^{(2)}$			2.7	0.8	5.4	0.7	5.2	0.6	4.9	0.5	4.7	
$t_{PHZ}^{(2)}$	DIR	A	3.9	1.3	8.5	1.3	7.8	1.1	7.7	1.4	7.6	ns
$t_{PLZ}^{(2)}$			3.9	1.3	8.5	1.3	7.8	1.1	7.7	1.4	7.6	
$t_{PHZ}^{(2)}$	DIR	B	4.7	1.1	7	1.4	6.9	1.2	6.9	1.7	7.1	ns
$t_{PLZ}^{(2)}$			4.7	1.1	7	1.4	6.9	1.2	6.9	1.7	7.1	
$t_{PZH}^{(2)(1)}$	DIR	A	7.4		12.4		12.1		11.8		11.8	ns
$t_{PZL}^{(2)(1)}$			7.4		12.4		12.1		11.8		11.8	
$t_{PZH}^{(2)(1)}$	DIR	B	6.7		13.9		12.4		11.4		11.1	ns
$t_{PZL}^{(2)(1)}$			6.7		13.9		12.4		11.4		11.1	

(1) The enable time is a calculated value derived using the formula shown in the [Section 8.2.2.2.1](#) section.

(2) t_{PLH} : Low-to-high Propagation Delay; t_{PHL} : High-to-Low Propagation Delay; t_{PHZ} : High-to-Hi-Z Propagation Delay; t_{PLZ} : Low-to-Hi-Z Propagation Delay; t_{PZH} : Hi-Z-to-High Propagation Delay; t_{PZL} : Hi-Z-to-Low Propagation Delay

5.8 Switching Characteristics: $V_{CCA} = 1.8V$

over recommended operating free-air temperature range, $V_{CCA} = 1.8V \pm 0.15V$ (see [図 6-1](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CCB} = 1.2V$	$V_{CCB} = 1.5V \pm 0.1V$		$V_{CCB} = 1.8V \pm 0.15V$		$V_{CCB} = 2.5V \pm 0.2V$		$V_{CCB} = 3.3V \pm 0.3V$		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}^{(2)}$	A	B	2.7	0.5	5.2	0.4	4.3	0.2	3.4	0.2	3.1	ns
$t_{PHL}^{(2)}$			2.7	0.5	5.2	0.4	4.3	0.2	3.4	0.2	3.1	
$t_{PLH}^{(2)}$	B	A	2.4	0.7	4.7	0.5	4.4	0.5	4	0.4	3.8	ns
$t_{PHL}^{(2)}$			2.4	0.7	4.7	0.5	4.4	0.5	4	0.4	3.8	
$t_{PHZ}^{(2)}$	DIR	A	3.7	1.3	8.1	0.7	6.9	1.4	5.3	1.1	5.2	ns
$t_{PLZ}^{(2)}$			3.7	1.3	8.1	0.7	6.9	1.4	5.3	1.1	5.2	
$t_{PHZ}^{(2)}$	DIR	B	4.4	1.3	5.8	1.3	5.9	0.8	5.7	1.5	5.9	ns
$t_{PLZ}^{(2)}$			4.4	1.3	5.8	1.3	5.9	0.8	5.7	1.5	5.9	
$t_{PZH}^{(2)(1)}$	DIR	A	6.8		10.5		10.3		9.7		9.7	ns
$t_{PZL}^{(2)(1)}$			6.8		10.5		10.3		9.7		9.7	
$t_{PZH}^{(2)(1)}$	DIR	B	6.4		13.3		11.2		8.7		8.3	ns
$t_{PZL}^{(2)(1)}$			6.4		13.3		11.2		8.7		8.3	

(1) The enable time is a calculated value derived using the formula shown in the [セクション 8.2.2.2.1](#) section.

(2) t_{PLH} : Low-to-high Propagation Delay; t_{PHL} : High-to-Low Propagation Delay; t_{PHZ} : High-to-Hi-Z Propagation Delay; t_{PLZ} : Low-to-Hi-Z Propagation Delay; t_{PZH} : Hi-Z-to-High Propagation Delay; t_{PZL} : Hi-Z-to-Low Propagation Delay

5.9 Switching Characteristics: $V_{CCA} = 2.5V$

over recommended operating free-air temperature range, $V_{CCA} = 2.5V \pm 0.2V$ (see [図 6-1](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CCB} = 1.2V$	$V_{CCB} = 1.5V \pm 0.1V$		$V_{CCB} = 1.8V \pm 0.15V$		$V_{CCB} = 2.5V \pm 0.2V$		$V_{CCB} = 3.3V \pm 0.3V$		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}^{(2)}$	A	B	2.6	0.4	4.9	0.2	4	0.2	3	0.2	2.6	ns
$t_{PHL}^{(2)}$			2.6	0.4	4.9	0.2	4	0.2	3	0.2	2.6	
$t_{PLH}^{(2)}$	B	A	2.1	0.6	3.8	0.5	3.4	0.4	3	0.3	2.8	ns
$t_{PHL}^{(2)}$			2.1	0.6	3.8	0.5	3.4	0.4	3	0.3	2.8	
$t_{PHZ}^{(2)}$	DIR	A	2.4	0.7	7.9	0.8	6.4	0.8	5	0.5	4.3	ns
$t_{PLZ}^{(2)}$			2.4	0.7	7.9	0.8	6.4	0.8	5	0.5	4.3	
$t_{PHZ}^{(2)}$	DIR	B	3.8	1	4.3	0.6	4.3	0.5	4.2	1.1	4.1	ns
$t_{PLZ}^{(2)}$			3.8	1	4.3	0.6	4.3	0.5	4.2	1.1	4.1	
$t_{PZH}^{(2)(1)}$	DIR	A	5.9		8.5		7.7		7.2		6.9	ns
$t_{PZL}^{(2)(1)}$			5.9		8.5		7.7		7.2		6.9	
$t_{PZH}^{(2)(1)}$	DIR	B	5		12.8		10.4		8		6.9	ns
$t_{PZL}^{(2)(1)}$			5		12.8		10.4		8		6.9	

(1) The enable time is a calculated value derived using the formula shown in the [セクション 8.2.2.2.1](#) section.

(2) t_{PLH} : Low-to-high Propagation Delay; t_{PHL} : High-to-Low Propagation Delay; t_{PHZ} : High-to-Hi-Z Propagation Delay; t_{PLZ} : Low-to-Hi-Z Propagation Delay; t_{PZH} : Hi-Z-to-High Propagation Delay; t_{PZL} : Hi-Z-to-Low Propagation Delay

5.10 Switching Characteristics: $V_{CCA} = 3.3V$

over recommended operating free-air temperature range, $V_{CCA} = 3.3V \pm 0.3V$ (see [図 6-1](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CCB} = 1.2V$	$V_{CCB} = 1.5V$ $\pm 0.1V$		$V_{CCB} = 1.8V$ $\pm 0.15V$		$V_{CCB} = 2.5V$ $\pm 0.2V$		$V_{CCB} = 3.3V$ $\pm 0.3V$		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}^{(2)}$	A	B	2.5	0.3	4.7	0.2	3.8	0.2	2.8	0.2	2.4	ns
$t_{PHL}^{(2)}$			2.5	0.3	4.7	0.2	3.8	0.2	2.8	0.2	2.4	
$t_{PLH}^{(2)}$	B	A	2.1	0.6	3.6	0.4	3.1	0.3	2.6	0.3	2.4	ns
$t_{PHL}^{(2)}$			2.1	0.6	3.6	0.4	3.1	0.3	2.6	0.3	2.4	
$t_{PHZ}^{(2)}$	DIR	A	2.9	1.1	8	1	6.5	1.3	4.7	1.2	4	ns
$t_{PLZ}^{(2)}$			2.9	1.1	8	1	6.5	1.3	4.7	1.2	4	
$t_{PHZ}^{(2)}$	DIR	B	3.4	0.5	6.6	0.3	5.6	0.3	4.6	1.1	4.2	ns
$t_{PLZ}^{(2)}$			3.4	0.5	6.6	0.3	5.6	0.3	4.6	1.1	4.2	
$t_{PZH}^{(2)(1)}$	DIR	A	5.5		10.2		8.7		7.2		6.6	ns
$t_{PZL}^{(2)(1)}$			5.5		10.2		8.7		7.2		6.6	
$t_{PZH}^{(2)(1)}$	DIR	B	5.4		12.7		10.3		7.5		6.4	ns
$t_{PZL}^{(2)(1)}$			5.4		12.7		10.3		7.5		6.4	

(1) The enable time is a calculated value derived using the formula shown in the [セクション 8.2.2.2.1](#) section.

(2) t_{PLH} : Low-to-high Propagation Delay; t_{PHL} : High-to-Low Propagation Delay; t_{PHZ} : High-to-Hi-Z Propagation Delay; t_{PLZ} : Low-to-Hi-Z Propagation Delay; t_{PZH} : Hi-Z-to-High Propagation Delay; t_{PZL} : Hi-Z-to-Low Propagation Delay

5.11 Operating Characteristics

$T_A = 25^\circ C$

PARAMETER		TEST CONDITIONS	$V_{CCA} =$ $V_{CCB} = 1.2V$	$V_{CCA} =$ $V_{CCB} = 1.5V$	$V_{CCA} =$ $V_{CCB} = 1.8V$	$V_{CCA} =$ $V_{CCB} = 2.5V$	$V_{CCA} =$ $V_{CCB} = 3.3V$	UNIT
			TYP	TYP	TYP	TYP	TYP	
$C_{pdA}^{(1)}$	A-port input, B-port output	$C_L = 0,$ $f = 10MHz,$ $t_r^{(2)} = t_f^{(2)} = 1ns$	3	3	3	3	4	pF
	B-port input, A-port output		13	13	14	15	15	
$C_{pdB}^{(1)}$	A-port input, B-port output	$C_L = 0,$ $f = 10MHz,$ $t_r^{(2)} = t_f^{(2)} = 1ns$	13	13	14	15	15	pF
	B-port input, A-port output		3	3	3	3	4	

(1) Power dissipation capacitance per transceiver

(2) t_r : Rise time; t_f : Fall time

5.12 Typical Characteristics

5.12.1 Typical Propagation Delay (A to B) vs Load Capacitance, $T_A = 25^\circ\text{C}$, $V_{CCA} = 1.8\text{V}$




図 5-1. Typical A-to-B Propagation Delay, Low to High




図 5-2. Typical A-to-B Propagation Delay, High to Low

5.12.2 Typical Propagation Delay (A to B) vs Load Capacitance, $T_A = 25^\circ\text{C}$, $V_{CCA} = 2.5\text{V}$




図 5-3. Typical A-to-B Propagation Delay, Low to High




図 5-4. Typical A-to-B Propagation Delay, High to Low

5.12.3 Typical Propagation Delay (A to B) vs Load Capacitance, $T_A = 25^\circ\text{C}$, $V_{CCA} = 3.3\text{V}$




図 5-5. Typical A-to-B Propagation Delay, Low to High





図 5-6. Typical A-to-B Propagation Delay, High to Low

6 Parameter Measurement Information


6.1




LOAD CIRCUIT

V_{CCO}	C_L	R_L	V_{TP}
1.2 V	15 pF	2 k Ω	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	2 k Ω	0.1 V
1.8 V $\pm$ 0.15 V	15 pF	2 k Ω	0.15 V
2.5 V $\pm$ 0.2 V	15 pF	2 k Ω	0.15 V
3.3 V $\pm$ 0.3 V	15 pF	2 k Ω	0.3 V


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CCO}$
t_{PHZ}/t_{PZH}	GND



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $dv/dt \geq 1$ V/ns.
 - The outputs are measured one at a time, with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .
 - V_{CCI} is the V_{CC} associated with the input port.
 - V_{CCO} is the V_{CC} associated with the output port.

6-1. Load Circuit and Voltage Waveforms

7 Detailed Description

7.1 Overview

This dual-bit non-inverting bus transceiver uses two separate configurable power-supply rails. The A port is designed to track V_{CCA} and accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track V_{CCB} and accepts any supply voltage from 1.2 V to 3.6 V. This allows for universal low-voltage bidirectional translation and level-shifting between any of the 1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V voltage nodes.

The SN74AVCH2T45 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR pin) input activate either the B-port outputs or the A-port outputs. The device transmits data from the A bus to the B bus when the B-port outputs are activated and from the B bus to the A bus when the A-port outputs are activated.

The SN74AVCH2T45 features active bus-hold circuitry.


The DIR input is powered by supply voltage from V_{CCA} .

This device is fully specified for partial-power-down applications using off output current (I_{off}). The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The V_{CC} isolation feature ensures that if either VCC input is at GND, both ports are put in a high-impedance state. This will prevent a false high or low logic being presented at the output.

NanoFree package technology is a major breakthrough in IC packaging concepts, using the die as the package.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 VCC Isolation

The V_{CC} isolation feature ensures that if either V_{CCA} or V_{CCB} are at GND, both ports will be in a high-impedance state (I_{OZ} shown in the [セクション 7.2](#)). This prevents false logic levels from being presented to either bus.

7.3.2 2-Rail Design

Fully configurable 2-rail design allows each port to operate over the full 1.2 V to 3.6 V power-supply range.

7.3.3 IO Ports are 4.6 V Tolerant

The IO ports are up to 4.6 V tolerant

7.3.4 Partial Power Down Mode

This device is fully specified for partial-power-down applications using off output current (I_{off}). The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

7.3.5 Bus Hold on Data Inputs

Active bus-hold circuitry holds unused or un-driven inputs at a valid logic state. TI does not recommend using pull-up or pull-down resistors with the bus-hold circuitry.

7.4 Device Functional Modes

表 7-1. Function Table (Each Transceiver)

INPUT DIR	OPERATION
L	B data to A bus
H	A data to B bus

8 Application and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

The SN74AVCH2T45 is used to shift IO voltage levels from one voltage domain to another. Each bus (bus A and bus B) have independent power supplies, and a direction pin is used to control the direction of data flow.

8.2 Typical Applications

8.2.1 Unidirectional Logic Level-Shifting Application

図 8-1 is an example of the SN74AVCH2T45 circuit used in a unidirectional logic level-shifting application.




図 8-1. Unidirectional Logic Level-Shifting Application

8.2.1.1 Design Requirements


This device uses drivers which are enabled depending on the state of the DIR pin. The designer must know the intended flow of data and take care not to violate any of the high or low logic levels. Active bus-hold circuitry holds unused or un-driven inputs at a valid logic state. TI does not recommend using pull-up or pull-down resistors with the bus-hold circuitry.

8.2.1.2 Detailed Design Procedure

表 8-1 lists the pins and pin descriptions of the SN74AVCH2T45 connections with SYSTEM-1 and SYSTEM-2.

表 8-1. SN74AVCH2T45 Pin Connections With SYSTEM-1 and SYSTEM-2

PIN	NAME	DESCRIPTION
1	VCCA	SYSTEM-1 supply voltage (1.2V to 3.6V)
2	A1	Output level depends on V_{CCA} .
3	A2	Output level depends on V_{CCA} .
4	GND	Device GND
5	DIR	The GND (low-level) determines B-port to A-port direction.
6	B2	Input threshold value depends on V_{CCB} .
7	B1	Input threshold value depends on V_{CCB} .
8	VCCB	SYSTEM-2 supply voltage (1.2V to 3.6V)


8.2.1.3 Application Curve

D002

図 8-2. 3.3- to 1.8-V Level-Shifting With 1MHz Square Wave

8.2.2 Bidirectional Logic Level-Shifting Application

8-3 shows the SN74AVCH2T45 used in a bidirectional logic level-shifting application. Because the SN74AVCH2T45 does not have an output-enable (OE) pin, system designers should take precautions to avoid bus contention between SYSTEM-1 and SYSTEM-2 when changing directions.



8-3. Bidirectional Logic Level-Shifting Application

8.2.2.1 Design Requirements

This device uses drivers which are enabled depending on the state of the DIR pin. The designer must know the intended flow of data and take care not to violate any of the high or low logic levels. Active bus-hold circuitry holds unused or un-driven inputs at a valid logic state. TI does not recommend using pull-up or pull-down resistors with the bus-hold circuitry.

8.2.2.2 Detailed Design Procedure

表 8-2 lists a sequence that shows data transmission from SYSTEM-1 to SYSTEM-2 and then from SYSTEM-2 to SYSTEM-1.

表 8-2. Data Transmission Sequence

STATE	DIR CTRL	IO-1	IO-2	DESCRIPTION
1	H	Output	Input	SYSTEM-1 data to SYSTEM-2
2	H	Hi-Z	Hi-Z	SYSTEM-2 is getting ready to send data to SYSTEM-1. IO-1 and IO-2 are disabled. The bus-line state depends on pull-up or pull-down. ⁽¹⁾
3	L	Hi-Z	Hi-Z	DIR bit is flipped. IO-1 and IO-2 still are disabled. The bus-line state depends on pull-up or pull-down. ⁽¹⁾
4	L	Input	Output	SYSTEM-2 data to SYSTEM-1

(1) SYSTEM-1 and SYSTEM-2 must use the same conditions, i.e., both pullup or both pulldown.

8.2.2.2.1 Enable Times

Calculate the enable times for the SN74AVCH2T45 using the following formulas:

$$t_{PZH} \text{ (DIR to A)} = t_{PLZ} \text{ (DIR to B)} + t_{PLH} \text{ (B to A)} \quad (1)$$

$$t_{PZL} \text{ (DIR to A)} = t_{PHZ} \text{ (DIR to B)} + t_{PHL} \text{ (B to A)} \quad (2)$$

$$t_{PZH} \text{ (DIR to B)} = t_{PLZ} \text{ (DIR to A)} + t_{PLH} \text{ (A to B)} \quad (3)$$

$$t_{PZL} \text{ (DIR to B)} = t_{PHZ} \text{ (DIR to A)} + t_{PHL} \text{ (A to B)} \quad (4)$$

In a bidirectional application, these enable times provide the maximum delay from the time the DIR bit is switched until an output is expected. For example, if the SN74AVCH2T45 initially is transmitting from A to B, the DIR bit is switched; the B port of the device must be disabled before presenting it with an input. After the B port has been disabled, an input signal applied to it appears on the corresponding A port after the specified propagation delay.

8.2.2.3 Application Curve

Refer to [Figure 8-2](#).

8.3 Power Supply Recommendations

A proper power-up sequence always should be followed to avoid excessive supply current, bus contention, oscillations, or other anomalies. To guard against such power-up problems, take the following precautions:

1. Connect ground before any supply voltage is applied.
2. Power up V_{CCA} .
3. V_{CCB} can be ramped up along with or after V_{CCA} .

表 8-3. Typical Total Static Power Consumption ($I_{CCA} + I_{CCB}$)

V_{CCB}	V_{CCA}						UNIT
	0V	1.2V	1.5V	1.8V	2.5V	3.3V	
0V	0	< 0.5	< 0.5	< 0.5	< 0.5	< 0.5	μA
1.2V	< 0.5	< 1	< 1	< 1	< 1	1	
1.5V	< 0.5	< 1	< 1	< 1	< 1	1	
1.8V	< 0.5	< 1	< 1	< 1	< 1	< 1	
2.5V	< 0.5	1	< 1	< 1	< 1	< 1	
3.3V	< 0.5	1	< 1	< 1	< 1	< 1	


8.4 Layout

8.4.1 Layout Guidelines

To ensure reliability of the device, following common printed-circuit board layout guidelines is recommended.

- Bypass capacitors should be used on power supplies. Place the capacitors as close as possible to the V_{CCA} , V_{CCB} pin and GND pin.
- Short trace lengths should be used to avoid excessive loading.

8.4.2 Layout Example



 8-4. Layout Example for YZP Package

9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation see the following:

- *Implications of Slow or Floating CMOS Inputs*, SCBA004

9.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

9.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

9.4 Trademarks

NanoFree™ and テキサス・インスツルメンツ E2E™ are trademarks of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

9.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.6 用語集

テキサス・インスツルメンツ用語集

この用語集には、用語や略語の一覧および定義が記載されています。

10 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision H (April 2015) to Revision I (February 2025)	Page
• ドキュメント全体にわたって表、図、相互参照の採番方法を更新.....	1
• Updated DCT and DCU <i>Thermal Information</i>	6
• Added the <i>Receiving Notifications of Documentation Updates, Support Resources, Electrostatic Discharge Caution, and Glossary</i> sections.....	20

Changes from Revision G (April 2015) to Revision H (April 2015)	Page
• 新しいアプリケーションを追加。	1
• Updated Overview section.	13
• Updated Layout Guidelines section.	18

Changes from Revision F (November 2007) to Revision G (February 2015)	Page
• 「ESD 定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加。	1

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
74AVCH2T45DCTTE4	Active	Production	SSOP (DCT) 8	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ET2 Z
SN74AVCH2T45DCTR	Active	Production	SSOP (DCT) 8	3000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	ET2 Z
SN74AVCH2T45DCTR.A	Active	Production	SSOP (DCT) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ET2 Z
SN74AVCH2T45DCTR.B	Active	Production	SSOP (DCT) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ET2 Z
SN74AVCH2T45DCTRG4	Active	Production	SSOP (DCT) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ET2 Z
SN74AVCH2T45DCTRG4.A	Active	Production	SSOP (DCT) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ET2 Z
SN74AVCH2T45DCTRG4.B	Active	Production	SSOP (DCT) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ET2 Z
SN74AVCH2T45DCTT	Active	Production	SSOP (DCT) 8	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ET2 Z
SN74AVCH2T45DCTT.B	Active	Production	SSOP (DCT) 8	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ET2 Z
SN74AVCH2T45DCUR	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	(ET2R, T2) EZ
SN74AVCH2T45DCUR.A	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	(ET2R, T2) EZ
SN74AVCH2T45DCUR.B	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	(ET2R, T2) EZ
SN74AVCH2T45DCURG4	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ET2R
SN74AVCH2T45DCURG4.A	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ET2R
SN74AVCH2T45DCURG4.B	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ET2R
SN74AVCH2T45DCUT	Active	Production	VSSOP (DCU) 8	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(ET2R, T2) EZ
SN74AVCH2T45DCUT.B	Active	Production	VSSOP (DCU) 8	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(ET2R, T2) EZ
SN74AVCH2T45YZPR	Active	Production	DSBGA (YZP) 8	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TFN
SN74AVCH2T45YZPR.B	Active	Production	DSBGA (YZP) 8	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TFN

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AVCH2T45DCTR	SSOP	DCT	8	3000	177.8	12.4	3.45	4.4	1.45	4.0	12.0	Q3
SN74AVCH2T45DCTR	SSOP	DCT	8	3000	180.0	12.4	3.15	4.35	1.55	4.0	12.0	Q3
SN74AVCH2T45DCTR	SSOP	DCT	8	3000	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
SN74AVCH2T45DCTRG4	SSOP	DCT	8	3000	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
SN74AVCH2T45DCTRG4	SSOP	DCT	8	3000	177.8	12.4	3.45	4.4	1.45	4.0	12.0	Q3
SN74AVCH2T45DCTT	SSOP	DCT	8	250	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
SN74AVCH2T45DCTT	SSOP	DCT	8	250	177.8	12.4	3.45	4.4	1.45	4.0	12.0	Q3
SN74AVCH2T45DCUR	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74AVCH2T45DCUR	VSSOP	DCU	8	3000	180.0	9.0	2.25	3.4	1.0	4.0	8.0	Q3
SN74AVCH2T45DCUR	VSSOP	DCU	8	3000	178.0	9.0	2.25	3.35	1.05	4.0	8.0	Q3
SN74AVCH2T45DCURG4	VSSOP	DCU	8	3000	178.0	9.0	2.25	3.35	1.05	4.0	8.0	Q3
SN74AVCH2T45DCURG4	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74AVCH2T45YZPR	DSBGA	YZP	8	3000	178.0	9.2	1.02	2.02	0.63	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AVCH2T45DCTR	SSOP	DCT	8	3000	183.0	183.0	20.0
SN74AVCH2T45DCTR	SSOP	DCT	8	3000	190.0	190.0	30.0
SN74AVCH2T45DCTR	SSOP	DCT	8	3000	182.0	182.0	20.0
SN74AVCH2T45DCTRG4	SSOP	DCT	8	3000	182.0	182.0	20.0
SN74AVCH2T45DCTRG4	SSOP	DCT	8	3000	183.0	183.0	20.0
SN74AVCH2T45DCTT	SSOP	DCT	8	250	182.0	182.0	20.0
SN74AVCH2T45DCTT	SSOP	DCT	8	250	183.0	183.0	20.0
SN74AVCH2T45DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
SN74AVCH2T45DCUR	VSSOP	DCU	8	3000	182.0	182.0	20.0
SN74AVCH2T45DCUR	VSSOP	DCU	8	3000	180.0	180.0	18.0
SN74AVCH2T45DCURG4	VSSOP	DCU	8	3000	180.0	180.0	18.0
SN74AVCH2T45DCURG4	VSSOP	DCU	8	3000	202.0	201.0	28.0
SN74AVCH2T45YZPR	DSBGA	YZP	8	3000	220.0	220.0	35.0

EXAMPLE BOARD LAYOUT


DCT0008A

SSOP - 1.3 mm max height


SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



NON SOLDER MASK
DEFINED



SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4220784/D 10/2025

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DCT0008A

SSOP - 1.3 mm max height

SMALL OUTLINE PACKAGE




SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4220784/D 10/2025

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.



4225266/A 09/2014

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-187 variation CA.

EXAMPLE BOARD LAYOUT


DCU0008A

VSSOP - 0.9 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 25X



4225266/A 09/2014

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.


6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DCU0008A

VSSOP - 0.9 mm max height

SMALL OUTLINE PACKAGE




SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 25X

4225266/A 09/2014

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.


YZP0008



PACKAGE OUTLINE

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



4223082/A 07/2016

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


YZP0008

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE
SCALE:40X




SOLDER MASK DETAILS
NOT TO SCALE

4223082/A 07/2016

NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE:40X

4223082/A 07/2016

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含みいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](https://www.ti.com) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日：2025 年 10 月