

SNx5C116x デュアル差動ドライバ/レシーバ

1 特長

- TIA/EIA-422-B および ITU Recommendation V.11 適合以上の性能
- BiCMOS プロセス テクノロジー
- 小さい消費電流要件: 9mA 以下
- 低パルス スキュー
- レシーバ入力インピーダンス: 17k Ω (標準値)
- レシーバ入力感度: ± 200 mV
- レシーバ同相入力電圧範囲: -7V~7V
- 5V 単一電源で動作
- グリッチ フリーのパワーアップ/パワーダウン保護機能
- レシーバ 3 ステート出力アクティブ Low イネーブル (SN65C1167 と SN75C1167 のみ)
- MC34050 および MC34051 の改良代替品

2 アプリケーション

- モーター ドライブ
- ファクトリオートメーション
- ビルオートメーション

3 概要

SN65C1167、SN75C1167、SN65C1168、SN75C1168 デュアルドライバ/レシーバは、平衡伝送ライン用に設計された集積回路です。これらのデバイスは、TIA/EIA-422-B および ITU Recommendation V.11 に適合しています。


SN65C1167 および SN75C1167 は、デュアル 3 ステート差動ラインドライバとデュアル 3 ステート差動ラインレシーバを統合しており、どちらも 5V 単一電源で動作します。ドライバとレシーバはそれぞれアクティブ High、アクティブ Low のイネーブルを備えており、それらのイネーブルを外部で互いに接続することで、方向制御として機能させることができます。SN65C1168 および SN75C1168 ドライバは、個別のアクティブ High イネーブルを搭載しています。

パッケージ情報


部品番号	パッケージ ⁽¹⁾	パッケージサイズ ⁽²⁾
SN65C1167	DB (SSOP)	6.2mm × 5.30mm
	NS (SOP)	10.3mm × 5.30mm
SN75C1167	DB (SSOP)	6.2mm × 5.30mm
	N (PDIP)	19.3mm × 6.35mm
	NS (SOP)	10.3mm × 5.30mm
SN65C1168	N (PDIP)	19.3mm × 6.35mm
	NS (SOP)	10.3mm × 5.30mm
	PW (TSSOP)	5mm × 4.40mm
SN75C1168	DB (SSOP)	6.2mm × 5.30mm
	N (PDIP)	19.3mm × 6.35mm
	NS (SOP)	10.3mm × 5.30mm
	PW (TSSOP)	5mm × 4.4mm

- (1) 詳細については、[セクション 10](#) を参照してください。
- (2) パッケージサイズ (長さ × 幅) は公称値であり、該当する場合はピンも含まれます。

SN65C1167, SN75C1167



SN65C1168, SN75C1168




論理図 (正論理)



Table of Contents

1 特長	1	7 Detailed Description	12
2 アプリケーション	1	7.1 Functional Block Diagram.....	12
3 概要	1	7.2 Device Functional Modes.....	13
4 Pin Configuration and Functions	3	8 Device and Documentation Support	14
5 Specifications	5	8.1 Documentation Support.....	14
5.1 Absolute Maximum Ratings.....	5	8.2 ドキュメントの更新通知を受け取る方法.....	14
5.2 ESD Ratings.....	5	8.3 サポート・リソース.....	14
5.3 Recommended Operating Conditions.....	5	8.4 Trademarks.....	14
5.4 Thermal Information.....	6	8.5 静電気放電に関する注意事項.....	14
5.5 Electrical Characteristics, Driver Section ⁽²⁾	6	8.6 用語集.....	14
5.6 Switching Characteristics.....	8	9 Revision History	14
5.7 Electrical Characteristics, Receiver Section.....	8	10 Mechanical, Packaging, and Orderable Information	14
5.8 Switching Characteristics.....	9		
6 Parameter Measurement Information	10		

4 Pin Configuration and Functions



**図 4-1. SN65C1167: DB or NS Package
SN75C1167: DB, N, or NS Package
(Top View)**

表 4-1. Pin Functions, SNx5C1167

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
1B	1	I	Inverting Input of Channel 1 Differential Receiver
1A	2	I	Non-Inverting Input of Channel 1 Differential Receiver
1R	3	O	Single Ended Receiver Output for Channel 1
RE	4	I	Receiver Active Low Enable Input for Channel 1 and 2
2R	5	O	Single Ended Receiver Output for Channel 2
2A	6	I	Non-Inverting Input of Channel 1 Differential Receiver
2B	7	I	Inverting Input of Channel 2 Differential Receiver
GND	8	G	Device Ground
2D	9	I	Single Ended Driver Input for Channel 2
2Y	10	O	Non-Inverting Output of Channel 2 Differential Driver
2Z	11	O	Inverting Output of Channel 2 Differential Driver
DE	12	I	Driver Active High Enable Input for Channel 1 and 2
1Z	13	O	Inverting Output of Channel 1 Differential Driver
1Y	14	O	Non-Inverting Output of Channel 1 Differential Driver
1D	15	I	Single Ended Driver Input for Channel 1
V _{CC}	16	P	Device VCC, connect 4.5V to 5.5V Source between this Pin and Device Ground

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.




図 4-2. SN65C1168: N, NS, or PW Package
SN75C1168: DB, N, NS, or PW Package
(Top View)

表 4-2. Pin Functions, SNx5C1168

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
1B	1	I	Inverting Input of Channel 1 Differential Receiver
1A	2	I	Non-Inverting Input of Channel 1 Differential Receiver
1R	3	O	Single Ended Receiver Output for Channel 1
1DE	4	I	Driver Active High Enable Input for Channel 1
2R	5	O	Single Ended Receiver Output for Channel 2
2A	6	I	Non-Inverting Input of Channel 1 Differential Receiver
2B	7	I	Inverting Input of Channel 2 Differential Receiver
GND	8	G	Device Ground
2D	9	I	Single Ended Driver Input for Channel 2
2Y	10	O	Non-Inverting Output of Channel 2 Differential Driver
2Z	11	O	Inverting Output of Channel 2 Differential Driver
2DE	12	I	Driver Active High Enable Input for Channel 2
1Z	13	O	Inverting Output of Channel 1 Differential Driver
1Y	14	O	Non-Inverting Output of Channel 1 Differential Driver
1D	15	I	Single Ended Driver Input for Channel 1
V _{CC}	16	P	Device VCC, connect 4.5V to 5.5V Source between this Pin and Device Ground

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage range ⁽²⁾		−0.5	7	V
V _I	Input voltage range	Driver	−0.5	V _{CC} + 0.5	V
		A or B, Receiver	−11	14	
V _{ID}	Differential input voltage range ⁽³⁾	Receiver	−14	14	V
V _O	Output voltage range	Driver	−0.5	7	V
I _{IK} or I _{OK}	Clamp current range	Driver		±20	mA
I _O	Output current range	Driver		±150	mA
		Receiver		±25	
I _{CC}	Supply current			200	mA
	GND current			−200	mA
T _J	Operating virtual junction temperature			150	°C
T _{stg}	Storage temperature range		−65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages values except differential input voltage are with respect to the network GND.

(3) Differential input voltage is measured at the noninverting terminal with respect to the inverting terminal.

5.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±8kV	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1kV	

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process. .

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		4.5	5	5.5	V
V _{IC}	Common-mode input voltage ⁽¹⁾	Receiver			±7	V
V _{ID}	Differential input voltage	Receiver			±7	V
V _{IH}	High-level input voltage	Except A, B	2			V
V _{IL}	Low-level input voltage	Except A, B			0.8	V
I _{OH}	High-level output current	Receiver			−6	mA
		Driver			−20	
I _{OL}	Low-level output current	Receiver			6	mA
		Driver			20	

5.3 Recommended Operating Conditions (続き)

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
T _A	Operating free-air temperature	0		70	°C
		-40		85	

(1) Refer to TIA/EIA-422-B for exact conditions.

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		DB (SSOP)	N (PDIP)	NS (SOP)	PW (TSSOP)	UNIT
		16 PINS	16 PINS	16 PINS	16 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	102.6	60.6	88.5	107.5	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	48.7	48.1	46.2	38.4	°C/W
R _{θJB}	Junction-to-board thermal resistance	54.3	40.6	50.7	53.7	°C/W
ψ _{JT}	Junction-to-top characterization parameter	11.8	27.5	13.5	3.2	°C/W
ψ _{JB}	Junction-to-board characterization parameter	53.5	40.3	50.3	53.1	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#).

5.5 Electrical Characteristics, Driver Section⁽²⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IK}	Input clamp voltage	I _I = -18mA				-1.5	V
V _{OH}	High-level output voltage	V _{IH} = 2V, V _{IL} = 0.8V, I _{OH} = -20mA		2.4	3.4		V
V _{OL}	Low-level output voltage	V _{IH} = 2V, V _{IL} = 0.8V, I _{OL} = 20mA			0.2	0.4	V
V _{OD1}	Differential output voltage	I _O = 0mA		2		6	V
V _{OD2}	Differential output voltage ⁽²⁾	R _L = 100Ω, See FIG 6-1		2	3.1		V
Δ V _{OD}	Change in magnitude of differential output voltage					±0.4	V
V _{OC}	Common-mode output voltage					±3	V
Δ V _{OC}	Change in magnitude of common-mode output voltage					±0.4	V
I _{O(OFF)}	Output current with power off	V _{CC} = 0V	V _O = 6V			100	μA
			V _O = -0.25V			-100	
I _{OZ}	High-impedance-state output current	V _O = 2.5				20	μA
		V _O = 5				-20	
I _{IH}	High-level input current	V _I = V _{CC} or V _{IH}				1	μA
I _{IL}	Low-level input current	V _I = GND or V _{IL}				-1	μA
I _{OS}	Short-circuit output current ⁽³⁾	V _O = V _{CC} or GND,		-30		-150	mA
I _{CC}	Supply current (total package) ⁽⁴⁾	No load, Enabled	V _I = V _{CC} or GND		4	6	mA
			V _I = 2.4 or 0.5V		5	9	
C _i	Input capacitance				6		pF

(1) All typical values are at V_{CC} = 5V, and T_A = 25°C.

(2) Refer to TIA/EIA-422-B for exact conditions.

(3) Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

- (4) This parameter is measured per input, while the other inputs are at V_{CC} or GND.

5.6 Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t_{PHL}	Propagation delay time, high- to low-level output	R1 = R2 = 50Ω, C1 = C2 = C3 = 40pF, See 6-2		7	12	ns
t_{PLH}	Propagation delay time, low- to high-level output			7	12	ns
$t_{sk(p)}$	Pulse skew			0.5	4	ns
t_r	Rise time	R1 = R2 = 50Ω, C1 = C2 = C3 = 40pF, See 6-3		5	10	ns
t_f	Fall time			5	10	ns
t_{PZH}	Output enable time to high level	R1 = R2 = 50Ω, C1 = C2 = C3 = 40pF, See 6-4		10	19	ns
t_{PZL}	Output enable time to low level			10	19	ns
t_{PHZ}	Output disable time from low level	R1 = R2 = 50Ω, C1 = C2 = C3 = 40pF, See 6-4		7	16	ns
t_{PLZ}	Output disable time from high level			7	16	ns

(1) All typical values are at $V_{CC} = 5V$, and $T_A = 25^\circ C$.

5.7 Electrical Characteristics, Receiver Section

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V_{IT+}	Positive-going input threshold voltage, differential input				0.2	V
V_{IT-}	Negative-going input threshold voltage, differential input		-0.2 ⁽²⁾			V
V_{hys}	Input hysteresis ($V_{IT+} - V_{IT-}$)			60		mV
V_{IK}	Input clamp voltage, RE	SN75C1167 $I_I = -18\text{ mA}$			-1.5	V
V_{OH}	High-level output voltage	$V_{ID} = 200\text{ mV}$, $I_{OH} = -6\text{ mA}$	3.8	4.2		V
V_{OL}	Low-level output voltage	$V_{ID} = -200\text{ mV}$, $I_{OL} = 6\text{ mA}$		0.1	0.3	V
I_{OZ}	High-impedance-state output current	SN75C1167 $V_O = V_{CC}$ or GND		±0.5	±5	μA
I_I	Line input current	Other input at 0 V $V_I = 10\text{ V}$ $V_I = -10\text{ V}$			1.5 -2.5	mA
I_I	Enable input current, RE	SN75C1167 $V_I = V_{CC}$ or GND			±1	μA
r_i	Input resistance	$V_{IC} = -7\text{ V}$ to 7 V , Other input at 0 V	4	17		kΩ
I_{CC}	Supply current (total package)	No load, Enabled $V_I = V_{CC}$ or GND $V_{IH} = 2.4\text{ V}$ or 0.5 V ⁽³⁾		4 5	6 9	mA

(1) All typical values are at $V_{CC} = 5V$ and $T_A = 25^\circ C$.

(2) The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

(3) Refer to TIA/EIA-422-B for exact conditions.

5.8 Switching Characteristics

over operating free-air temperature range (unless otherwise noted) ⁽²⁾

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{PLH}	Propagation delay time, low- to high-level output	See Figure 6-5	9	17	27	ns
t _{PHL}	Propagation delay time, high- to low-level output		9	17	27	ns
t _{TLH}	Transition time, low- to high-level output	V _{IC} = 0V, See Figure 6-5		4	9	ns
t _{THL}	Transition time, high- to low-level output			4	9	ns
t _{PZH}	Output enable time to high level	R _L = 1kW, See Figure 6-6		13	22	ns
t _{PZL}	Output enable time to low level			13	22	ns
t _{PHZ}	Output disable time from high level			13	22	ns
t _{PLZ}	Output disable time from low level			13	22	ns

(1) All typical values are at V_{CC} = 5V and T_A = 25°C.

(2) Measured per input while the other inputs are at V_{CC} or GND

6 Parameter Measurement Information






図 6-1. Driver Test Circuit, V_{OD} and V_{OC}




- A. C1, C2, and C3 include probe and jig capacitance.
B. The input pulse is supplied by a generator having the following characteristics: PRR = 1MHz, 50% duty cycle, $t_r = t_f \leq 6\text{ns}$.

図 6-2. Driver Test Circuit and Voltage Waveforms




- A. C1, C2, and C3 include probe and jig capacitance.
B. The input pulse is supplied by a generator having the following characteristics: PRR = 1MHz, 50% duty cycle, $t_r = t_f \leq 6\text{ns}$.

図 6-3. Driver Test Circuit and Voltage Waveforms




- A. C1, C2, and C3 include probe and jig capacitance.
B. The input pulse is supplied by a generator having the following characteristics: PRR = 1MHz, 50% duty cycle, $t_r = t_f \leq 6\text{ns}$.

FIG 6-4. Driver Test Circuit and Voltage Waveforms



- A. C_L includes probe and jig capacitance.
B. The input pulse is supplied by a generator having the following characteristics: PRR = 1MHz, 50% duty cycle, $t_r = t_f \leq 6\text{ns}$.

FIG 6-5. Receiver Test Circuit and Voltage Waveforms



- A. C_L includes probe and jig capacitance.
B. The input pulse is supplied by a generator having the following characteristics: PRR = 1MHz, 50% duty cycle, $t_r = t_f \leq 6\text{ns}$.

FIG 6-6. Receiver Test Circuit and Voltage Waveforms

7 Detailed Description

7.1 Functional Block Diagram




図 7-1. Schematic of Inputs




図 7-2. Schematic of Outputs

7.2 Device Functional Modes

7.2.1 Functions Table

表 7-1. Each Driver⁽¹⁾

INPUT D	ENABLE DE	OUTPUTS	
		Y	Z
H	H	H	L
L	H	L	H
X	L	Z	Z

(1) H = high level, L = low level, X = irrelevant, Z = high impedance

表 7-2. Each Receiver⁽¹⁾

DIFFERENTIAL INPUTS A – B	ENABLE RE	OUTPUT R
$V_{ID} \geq 0.2\text{ V}$	L	H
$-0.2\text{ V} < V_{ID} < 0.2\text{ V}$	L	?
$V_{ID} \leq -0.2\text{ V}$	L	L
X	H	Z
Open	L	H

(1) H = high level, L = low level, ? = indeterminate, X = irrelevant,
Z = high impedance (off), Open = input disconnected or connected driver off

8 Device and Documentation Support

8.1 Documentation Support

8.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

8.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

8.4 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

8.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

8.6 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

9 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision F (November 2009) to Revision G (February 2024)	Page
• ドキュメント全体にわたって表、図、相互参照の採番方法を変更.....	1
• Changed the I_{CC} for $V_I = 2.4$ or $0.5V$ MAX value From: 3mA To: 9mA in the <i>Electrical Characteristics, Driver Section</i>	6

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SN65C1167NSR	Obsolete	Production	SOP (NS) 16	-	-	Call TI	Call TI	-40 to 85	65C1167
SN65C1168N	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN65C1168N
SN65C1168N.A	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN65C1168N
SN65C1168NSR	Obsolete	Production	SOP (NS) 16	-	-	Call TI	Call TI	-40 to 85	65C1168
SN65C1168PW	Obsolete	Production	TSSOP (PW) 16	-	-	Call TI	Call TI	-40 to 85	CB1168
SN65C1168PWR	Obsolete	Production	TSSOP (PW) 16	-	-	Call TI	Call TI	-40 to 85	CB1168
SN75C1167DB	Obsolete	Production	SSOP (DB) 16	-	-	Call TI	Call TI	0 to 70	CA1167
SN75C1167DBR	Active	Production	SSOP (DB) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	CA1167
SN75C1167DBR.A	Active	Production	SSOP (DB) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	CA1167
SN75C1167N	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN75C1167N
SN75C1167N.A	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN75C1167N
SN75C1168DBR	Active	Production	SSOP (DB) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	CA1168
SN75C1168DBR.A	Active	Production	SSOP (DB) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	CA1168
SN75C1168N	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN75C1168N
SN75C1168N.A	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN75C1168N
SN75C1168NE4	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN75C1168N
SN75C1168NS	Active	Production	SOP (NS) 16	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75C1168
SN75C1168NS.A	Active	Production	SOP (NS) 16	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75C1168
SN75C1168NSR	Obsolete	Production	SOP (NS) 16	-	-	Call TI	Call TI	0 to 70	75C1168
SN75C1168PW	Obsolete	Production	TSSOP (PW) 16	-	-	Call TI	Call TI	0 to 70	CA1168

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75C1167DBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN75C1168DBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75C1167DBR	SSOP	DB	16	2000	353.0	353.0	32.0
SN75C1168DBR	SSOP	DB	16	2000	353.0	353.0	32.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
SN65C1168N	N	PDIP	16	25	506	13.97	11230	4.32
SN65C1168N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN75C1167N	N	PDIP	16	25	506	13.97	11230	4.32
SN75C1167N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN75C1168N	N	PDIP	16	25	506	13.97	11230	4.32
SN75C1168N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN75C1168NE4	N	PDIP	16	25	506	13.97	11230	4.32
SN75C1168NS	NS	SOP	16	50	530	10.5	4000	4.1
SN75C1168NS.A	NS	SOP	16	50	530	10.5	4000	4.1



PACKAGE OUTLINE

NS0016A

SOP - 2.00 mm max height

SOP



4220735/A 12/2021

NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.

EXAMPLE BOARD LAYOUT

NS0016A

SOP - 2.00 mm max height

SOP



SOLDER MASK DETAILS

4220735/A 12/2021

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




SOLDER PASTE EXAMPLE
 BASED ON 0.125 mm THICK STENCIL
 SCALE:7X

4220735/A 12/2021

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.



4220763/A 05/2022

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-150.

EXAMPLE BOARD LAYOUT


DB0016A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4220763/A 05/2022

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DB0016A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE




SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220763/A 05/2022

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.



4220204/B 12/2023

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4220204/B 12/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220204/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



PINS ** DIM	14	16	18	20
A MAX	0.775 (19,69)	0.775 (19,69)	0.920 (23,37)	1.060 (26,92)
A MIN	0.745 (18,92)	0.745 (18,92)	0.850 (21,59)	0.940 (23,88)
MS-001 VARIATION	AA	BB	AC	AD



4040049/E 12/2002

NOTES:

- A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
-  Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
 The 20 pin end lead shoulder width is a vendor option, either half or full width.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含みいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日：2025 年 10 月