TEXAS INSTRUMENTS
TCA9511A
JAJSI24C – OCTOBER 2019 – REVISED JANUARY 2021

TCA9511A ホットスワップ可能 I²C バスおよび SMBus バッファ

1 特長

- I²C バス信号の双方向データ転送をサポート
- 2.3V～5.5V の動作電源電圧範囲
- T_A 周囲空気温度範囲:-40℃～125℃
- すべての SDA および SCL ラインの 1V プリチャージにより、活線挿入時の破損を防止
- Standard モードおよび Fast モードの I²C デバイスに対応
- クロックの延長、調停、同期をサポート
- 電源オフ時に高インピーダンスになる I²C ピン

2 アプリケーション

- サーバー
- エンタープライズ・スイッチング
- テレコム用スイッチング機器
- 基地局
- 産業オートメーション機器

3 概要


TCA9511A は、データおよびクロック・ラインを破損することなく、動作中のバックプレーンに I/O カードを挿入できる、ホットスワップ可能 I²C バス・バッファです。I/O カードでバスの競合が発生しないように、STOP コマンドが発行されるまで、またはバス・アイドル条件がバックプレーンで発生するまでの間、バックプレーン側の I²C ライン (in) がカード側の I²C ライン (out) に接続するのを制御回路が防止します。接続が行われると、このデバイスは双方向のバッファ処理を行い、バックプレーンとカードの容量を絶縁状態に維持します。挿入中、SDA および SCL ラインは 1V にプリチャージされ、デバイスの寄生容量を充電するのに必要な電流を最小限に抑えます。

I²C バスがアイドルのとき、TCA9511A は EN ラインを LOW に設定することで、シャットダウン・モードに移行して消費電力を低減できます。EN を HIGH にすると、TCA9511A は通常動作を再開します。オープン・ドレインの READY 出力ピンも搭載されており、バックプレーンとカードの側が互いに接続されたことを示します。READY が HIGH のとき、SDAIN および SCLIN は、SDAOUT および SCLOUT に接続されています。2 つの側が切断されているとき、READY は LOW になります。

製品情報

部品番号	パッケージ(1)	本体サイズ (公称)
TCA9511A	VSSOP (8)	3.00mm × 3.00mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。



概略回路図

英語版の TI 製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、www.ti.com で閲覧でき、その内容が常に優先されます。TI では翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、必ず最新版の英語版をご参照くださいますようお願いいたします。

Table of Contents

1 特長 ... 1
2 アプリケーション ... 1
3 概要 ... 1
4 Revision History ... 2
5 Pin Configuration and Functions ... 3
6 Specifications ... 4
6.1 Absolute Maximum Ratings ... 4
6.2 ESD Ratings ... 4
6.3 Recommended Operating Conditions ... 4
6.4 Thermal Information ... 4
6.5 Electrical Characteristics ... 5
6.6 Timing Requirements ... 5
6.7 Switching Characteristics ... 6
6.8 Typical Characteristics ... 7
7 Parameter Measurement Information ... 8
8 Detailed Description ... 9
8.1 Overview ... 9
8.2 Functional Block Diagram ... 9
8.3 Feature Description ... 10
8.4 Device Functional Modes ... 10
9 Application Information Disclaimer ... 12
9.1 Application Information ... 12
9.2 Typical Application ... 12
9.3 Typical Application on a Backplane ... 15
10 Power Supply Recommendations ... 17
10.1 Power Supply Best Practices ... 17
10.2 Power-on Reset Requirements ... 17
11 Layout ... 18
11.1 Layout Guidelines ... 18
11.2 Layout Example ... 19
12 Device and Documentation Support ... 20
12.1 Receiving Notification of Documentation Updates ... 20
12.2 サポート・リソース ... 20
12.3 Trademarks ... 20
12.4 静電気放電に関する注意事項 ... 20
12.5 用語集 ... 20
13 Mechanical, Packaging, and Orderable Information ... 20

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision B (March 2020) to Revision C (January 2021)	Page
• Deleted the *Device Comparision Table*	3
• Changed the VCC pin recommended capacitance From: 0.01 µF To: 0.1 µF to match typical application section	3
• Changed HBM ESD from 1500 V to 3500 V	4
• Changed ICC values from 6 mA max to 4.5 mA, and typical improved to 2.5 mA	5
• Changed V_{OS} typical from 50 mV to 60 mV	5

Changes from Revision A (December 2019) to Revision B (March 2020)	Page
• Changed pin 7 From: SDAOUTL To: SDAOUT	3
• Changed text From: "pulled to roughly 160 mV." To: "pulled to roughly 150 mV" in the *Bus active* section	11
• Changed the device number of 図 11-1 to TCA9511A	19

Changes from Revision * (October 2019) to Revision A (December 2019)	Page
• 製品ステータスを事前情報から量産データに変更	1

Copyright © 2021 Texas Instruments Incorporated

5 Pin Configuration and Functions




図 5-1. 8-Pin VSSOP, DGK Package (Top View)

表 5-1. Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
EN	1	I	Active-high chip enable pin. If EN is low, the TCA9511A is in a low current mode. It also disables the rise-time accelerators, disables the bus pre-charge circuitry, drives READY low, isolates SDAIN from SDAOUT and isolates SCLIN from SCLOUT. EN should be high (at VCC) for normal operation. Connect EN to VCC if this feature is not being used.
SCLOUT	2	I/O	Serial clock output. Connect this pin to the SCL bus on the card.
SCLIN	3	I/O	Serial clock input. Connect this pin to the SCL bus on the backplane.
GND	4	-	Supply ground
READY	5	O	Connection flag/rise-time accelerator control. Ready is low when either EN is low or the start-up sequence has not been completed. READY goes high when EN is high and start-up is complete. Connect a 10-kΩ resistor from this pin to V_{CC} to provide the pull-up current.
SDAIN	6	I/O	Serial data input. Connect this pin to the SDA bus on the backplane.
SDAOUT	7	I/O	Serial data output. Connect this pin to the SDA bus on the card.
VCC	8	-	Supply Power. Main input power supply from backplane. This is the supply voltage for the devices on the backplane I^2C buses. Connect pull-up resistors from SDAIN and SCLIN (and also from SDAOUT and SCLOUT) to this supply. It is recommended to place a bypass capacitor of 0.1 µF close to this pin for best results.

Copyright © 2021 Texas Instruments Incorporated

6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
Input Voltage	VCC		–0.5	7	V
	SDAIN, SCLIN, SDAOUT, SCLOUT		–0.5	7	V
	EN, READY		–0.5	7	V
I_{IK}	Input clamp current	$V_I < 0$		–50	mA
I_{OK}	Output clamp current	$V_O < 0$		–50	mA
I_O	Continuous output current	SDAIN, SDAOUT, SCLIN, SCLOUT, EN, READY		±50	mA
I_{CC}	Continuous current through VCC or GND			±100	mA
T_J	Maximum junction temperature			130	°C
T_{stg}	Storage temperature		–65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins(1)	±3500	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins(2)	±1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process

6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage		2.3	5.5	V
V_I	Input voltage range	EN input	0	5.5	
V_{IO}	Input/output voltage range	SDAIN, SCLIN, SDAOUT, SCLOUT	0	5.5	
V_O	Output voltage range	READY	0	5.5	
T_A	Ambient temperature		–40	125	°C

6.4 Thermal Information

THERMAL METRIC(1)		TCA9511 DGK 8 Pin	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	177.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	64.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	99.6	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	9.5	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	97.9	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Copyright © 2021 Texas Instruments Incorporated

6.5 Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted). Typical specifications are at T_A = 25 °C, V_{CC} = 3.3 V, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLY						
I_{CC}	Supply current	VCC = 5.5V SDAIN, SCLIN = 0V SDAOUT, SCLOUT = 10k R_{PU}		2.5	4.5	mA
I_{SD}	Supply current in shutdown mode through the V_{CC} pin(1)	EN = 0 V SDAIN, SCLIN, SDAOUT, SCLOUT = 0V or V_{CC} READY pin = Hi-Z EN pulled low after bus connection event (disable precharge)		5	30	µA
UVLO	Under voltage lockout (rising)	EN = V_{CC} READY = 10 kΩ to V_{CC}		2.1		V
	Under voltage lockout (falling)			2		V
START-UP CIRCUITRY						
V_{PRE}	Pre-charge voltage	SDA, SCL = Hi-Z	0.8	1	1.2	V
RISE-TIME ACCELERATORS						
I_{PU}	RTA pull-up current(2)	Position transition on SDA, SCL $V_{SDA/SCL}$ = 0.6 V, Slew rate = 1.25 V/µs. VCC = 3.3 V	2	5		mA
INPUT-OUTPUT CONNECTION						
I_{LI}	Input pin leakage	SDA/SCL pins = 90% V_{CC}, EN = V_{CC}, GND SDA/SCL pins = 10% V_{CC}, EN = GND	-1		1	µA
V_{OS}	Input-output offset voltage (SCLIN to SCLOUT, SCLOUT to SCLIN and SDAIN to SDAOUT, SDAOUT to SDAIN	R_{PU} for SDA/SCL = 10 kΩ		60	100	mV
I_{I_RDY}	Ready pin leakage	EN = VCC, READY = V_{CC}, Bus connected	-1		1	µA
DIGITAL IO THRESHOLD						
V_{IH}	High-level input voltage	EN	0.7 × V_{CC}		V_{CC}	V
V_{IL}	Low-level input voltage	EN	0		0.3 × V_{CC}	
V_{OL}	Low-level output voltage	SDAIN, SCLIN, SDAOUT, SCLOUT I_{OL} = 4 mA V_{IN} = 0.1 V		0.15	0.4	
		READY I_{OL} = 3 mA	0		0.4	
DYNAMIC CHARACTERISTICS						
$C_{IN\ (EN)}$	EN input capacitance	V_{EN} = 0 V or V_{CC} f = 400 kHz		1.6	4	pF
$C_{IO\ (READY)}$	READY output capacitance	V_{READY} = 0 V or V_{CC} f = 400 kHz		7	10	
$C_{IO\ (SDA/SCL)}$	SDA/SCL pin capacitance	V_{PIN} = 0 V or V_{CC} f = 400 kHz		5	10	

(1) In shutdown mode there will also be current flowing from V_{CC} through the ready pin as this pin is pulled down to indicate the bus is disconnected.
(2) Determined by design, not tested in production.

6.6 Timing Requirements

		MIN	NOM	MAX	UNIT
f_{SCL_MAX}	Maximum SCL clock frequency	400			kHz

Copyright © 2021 Texas Instruments Incorporated

6.6 Timing Requirements (continued)

		MIN	NOM	MAX	UNIT
t_{BUF} (1)	Bus free time between a STOP and START condition	1.3			µs
$t_{HD;STA}$ (1)	Hold time for a repeated START condition	0.6			µs
$t_{SU;STA}$ (1)	Set-up time for a repeated START condition	0.6			µs
$t_{SU;STO}$ (1)	Set-up time for a STOP condition	0.6			µs
$t_{HD;DAT}$ (1)	Data hold time	0			ns
$t_{SU;DAT}$ (1)	Data set-up time	100			ns
t_{LOW} (1)	LOW period of the SCL clock	1.3			µs
t_{HIGH} (1)	HIGH period of the SCL clock	0.6			µs
t_f (1)	Fall time of both SDA and SCL signals	20 × (V_{CC}/5.5 V)		300	ns
t_r (1)	Rise time of both SDA and SCL signals	20 × (V_{CC}/5.5 V)		300	ns

(1) These are system-level timing specs and are dependent upon bus capacitance and pull up resistor value. It is up to the system designer to ensure they are met

6.7 Switching Characteristics

Over operating free-air temperature range (unless otherwise noted). Typical specifications are at T_A = 25 °C, V_{CC} = 3.3 V, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
START-UP CIRCUITRY						
$t_{PRECHARGE}$	Time from V_{CC} to precharge enabled	SDA,SCL = Hi-Z EN = V_{CC}, GND		15	60	µs
t_{EN}	Time from V_{POR} to digital being ready	VCC transition from 0V to V_{CC} Time from V_{PORR} to earliest stop bit recongized		35	95	µs
t_{IDLE}	Bus idle time to READY active	SDA,SCL = 10 kΩ to V_{CC} EN = V_{CC} Measured at 0.5 × V_{CC}		95	150	µs
$t_{DISABLE}$	Time from EN high to low to READY low	SDA,SCL = 10 kΩ to V_{CC} READY = 10 kΩ to V_{CC} Measured at 0.5 × V_{CC}		30	200	ns
t_{STOP}	SDAIN to READY delay after stop condition	SDA,SCL = 10 kΩ to V_{CC} READY = 10 kΩ to V_{CC} Measured at 0.5 × V_{CC}		1.2	2	µs
t_{READY}	SCLOUT/SDAOUT to READY	SDA,SCL = 10 kΩ to V_{CC} READY = 10 kΩ to V_{CC} Measured at 0.5 × V_{CC}		0.8	1.5	µs
INPUT-OUTPUT CONNECTION						
t_{PLZ}	Low to high propagation delay	R_{PU} for SDA/SCL = 10 kΩ C_L = 100 pF per pin Measured at 0.5 × VCC		0	10	ns
t_{PZL}	High to low propagation delay	R_{PU} for SDA/SCL = 10 kΩ C_L = 100 pF per pin Measured at 0.5 × VCC		70	150	ns

Copyright © 2021 Texas Instruments Incorporated

6.8 Typical Characteristics




図 6-1. I_{CC} vs Temperature




図 6-2. I_{CC} vs V_{CC}




図 6-3. V_{OS} vs I_{OL} (V_{CC} = 2.3 V, V_I = 0 V)




図 6-4. V_{OS} vs I_{OL} (V_{CC} = 3.3 V, V_I = 0 V)




図 6-5. V_{OS} vs I_{OL} (V_{CC} = 5.5 V, V_I = 0 V)

Copyright © 2021 Texas Instruments Incorporated

7 Parameter Measurement Information




図 7-1. Timing for t_{EN}, $t_{IDLE(READY)}$, and t_{DIS}




図 7-2. Timing for t_{STOP}

Copyright © 2021 Texas Instruments Incorporated


8 Detailed Description

8.1 Overview

The TCA9511A is a hot-swappable I^2C bus buffer that supports I/O card insertion into a live backplane without corruption of the data and clock buses. Control circuitry prevents the backplane from being connected to the card until a stop command or bus idle condition occurs on the backplane without bus contention on the card. When the connection is made, this device provides bidirectional buffering, keeping the backplane and card capacitances isolated. During insertion, the SDA and SCL lines are pre-charged to 1 V to minimize the current required to charge the parasitic capacitance of the device.

When the I^2C bus is idle, the TCA9511A is put into shutdown mode by setting the EN pin low. When EN is high, the TCA9511A resumes normal operation. It also includes an open drain READY output pin, which indicates that the backplane and card sides are connected together. When READY is high, the SDAIN and SCLIN are connected to SDAOUT and SCLOUT. When the two sides are disconnected, READY is low.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Hot bus insertion

During a hot bus insertion event, the TCA9511A keeps the buses disconnected to ensure that no data corruption occurs on either bus. Once the buses are idle or a stop bit on the IN side is detected, the TCA9511A connects the buses and READY goes high.

8.3.2 Pre-charge voltage

Both the SDA and SCL pins feature a 1-V pre-charge circuit through an internal 100 kΩ resistor prior to the pins being connected to an I^2C bus. This feature helps minimize disruptions as a result of a hot bus insertion event.

8.3.3 Rise time accelerators

The TCA9511A features a rise time accelerator (RTA) on all I^2C pins that during a positive bus transition, switches on a current source to quickly slew the bus pins high. This allows the use of weaker pull-up resistors, which can lower V_{OL}s and lower power system level power consumption.

8.3.4 Bus ready output indicator

The READY pin is an open drain output that provides an indicator to whether the buses are connected and ready for traffic. This pin is pulled low when the connection between IN/OUT is high impedance. Once the bus is idle or a stop condition on the IN side is detected, and the connection between IN/OUT is made, the READY pin is released and pulled high by an external pull-up resistor, signaling that it is ready for traffic.

8.3.5 Powered-off high impedance for I^2C and I/O pins

When the supply voltage is below the UVLO threshold, the I^2C and digital I/O pins are a high impedance state to prevent leakage currents from flowing through the device. When the EN pin is taken low, the device enters an isolation state, presenting a high impedance on all bus pins and pulling the READY pin low.

8.3.6 Supports clock stretching and arbitration

The TCA9511A supports full clock stretching, and arbitration without lock up.

8.4 Device Functional Modes

8.4.1 Start-up and precharge

When the TCA9511A first receives power on the VCC pin, either during power-up or during live insertion, it starts in an under voltage lockout (UVLO) state, ignoring any activity on the SDA and SCL pins until V_{CC} rises above UVLO.

Once the ENABLE pin goes high, the ‘Stop Bit and Bus Idle’ detect circuit is enabled and the device enters the bus idle state.

When V_{CC} rises above UVLO, the precharge circuitry will activate, which biases the bus pins on both sides to about 1 V through an internal 100 kΩ resistor.

8.4.2 Bus idle

After the Stop Bit and Bus Idle detect circuits are enabled the device enters the bus idle state. The pre-charge circuitry becomes active and forces 1 V through 100 kΩ nominal resistors to the SCL and SDA pins. The pre-charge circuitry minimizes the voltage differential seen by the SCL/SDA pins during a hot insertion event. This minimizes the amount of disturbance seen by the I/O card.

The device waits for the SDAIN and SCLIN pins to be high for the bus idle time or a STOP condition to be observed on the IN pins. The SDAOUT and SCLOUT pins must be high and the SDAIN and SCLIN pins must meet 1 of the 2 qualifiers (idle timer or a STOP condition) before connecting SDAIN to SDAOUT and SCLIN to SCLOUT. Once the bus connections have been made, the pre-charge circuitry is disabled and the device enters the bus active state.

Copyright © 2021 Texas Instruments Incorporated

8.4.3 Bus active

In the bus active mode, the I^2C IN and OUT pins are connected, and the input is passed bi-directionally from IN/OUT side of the bus to the OUT/IN side respectively. The buses remain connected until the EN pin is taken low.

When the bus is connected, the driven-low side of the device is reflected on the opposite side, but with a small offset voltage. For example, if the input is pulled low to 100 mV, the output side will be pulled to roughly 150 mV. This offset allows the device to determine which side is currently being driven and avoid getting stuck low.

Copyright © 2021 Texas Instruments Incorporated

9 Application Information Disclaimer

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The typical application is to place the TCA9511A on the card that is being inserted or connected to a live bus, rather than being placed on the live bus. The reason for this is to provide maximum benefit by ensuring that the bus stays disconnected until an idle condition or stop condition is seen.

9.2 Typical Application




図 9-1. General Application Schematic

9.2.1 Design Requirements

9.2.1.1 Series connections

It is possible to have multiple buffers in series, but care must be taken when designing a system.




図 9-2. Series Buffer Connections

Copyright © 2021 Texas Instruments Incorporated

Each buffer adds approximately 60 mV of offset. Maximum offset (V_{OFFSET}) should be considered. The low level at the signal origination end is dependent upon bus load. The I^2C-bus specification requires that a 3 mA current produces no larger than a 0.4 V V_{OL}. As an example, if the V_{OL} at the master is 0.1 V, and there are 4 buffers in series (each adding about 60 mV), then the V_{OL} at the farthest buffer is approximately 0.34 V. This device has a rise time accelerator (RTA) that activates at 0.6 V. With great care, a system with 4 buffers may work, but as the V_{OL} moves up, it may be possible to trigger the RTA, creating a false edge on the clock.

It is recommended to limit the number of buffers in series to two, and to keep the load light to minimize the offset.

Another special consideration of series connections is the effect on round-trip-delay. This is the sum of propagation delays through the buffers and any effects on rise time. It is possible that fast mode speeds (400 kHz) are not possible due to delays and bus loading.

9.2.1.2 Multiple connections to a common node

It is possible to have multiple buffers in connect to a common node, but care must be taken when designing a system.




図 9-3. Connections to Common Node

It is important to try and avoid common node architectures. The multiple nodes sharing a common node can create glitches if the output voltage from a master slave device plus the offset voltage of the buffer are high enough to trip the RTA. Also keep in mind that the V_{OS} must be crossed in order for a device to begin to regulate the other side.

Consider a system with three buffers connected to a common node and communication between the Master and Slave B that are connected at either end of buffer A and buffer B in series as shown in 図 9-3. Consider if the V_{OL} at the input of buffer A is 0.3 V and the V_{OL} of Slave B (when acknowledging) is 0.36 V with the direction changing from Master to Slave B and then from Slave B to Master. Before the direction change the user should observe V_{IL} at the input of buffer A of 0.3 V and its output, the common node, is ~0.36 V. The output of buffer B and buffer C would be ~0.42 V, but Slave B is driving 0.4 V, so the voltage at Slave B is 0.4 V. The output of buffer C is ~0.52 V. When the Master pull-down turns off, the input of buffer A rises and so does its output, the common node, because it is the only part driving the node. The common node rises to ~0.5 V before the buffer B output turns on, if the pull-up is strong the node may bounce. If the bounce goes above the threshold for the rising edge accelerator ~0.6 V, the accelerators on both buffer A and buffer C will fire, contending with the output of buffer B. The node on the input of buffer A goes high as will the input node of buffer C. After the common node voltage is stable for a while, the rising edge accelerators turn off, and the common node returns to ~0.5 V because the buffer B is still on. The voltage at both the Master and Slave C nodes then fall to ~0.6 V until Slave B turned off. This does not cause a failure on the data line as long as the return to 0.5 V on the common node (~0.56 V at the Master and Slave C) occurred before the data setup time. If this were the SCL line, the parts on buffer A and buffer C would see a false clock rather than a stretched clock, which causes a system error.

9.2.1.3 Propagation delays

The delay for a rising edge is determined by the combined pull-up current from the bus resistors and the rise time accelerator current source and the effective capacitance on the lines. If the pull-up currents are the same,

Copyright © 2021 Texas Instruments Incorporated

any difference in rise time is directly proportional to the difference in capacitance between the two sides. The t_{PLH} may be negative if the output capacitance is less than the input capacitance and would be positive if the output capacitance is larger than the input capacitance, when the currents are the same.

The t_{PHL} can never be negative because the output does not start to fall until the input is below 0.7 × V_{CC}, the output turn on has a non-zero delay, and the output has a limited maximum slew rate. Even if the input slew rate is slow enough that the output catches up, it would still lag the falling voltage of the input by the offset voltage. The maximum t_{PHL} occurs when the input is driven low with a very fast slew rate and the output is still limited by its turn-on delay and the falling edge slew rate.

9.2.2 Detailed Design Procedure

The system pull-up resistors must be strong enough to provide a positive slew rate of 1.25 V/µs on the SDA and SCL pins, in order to activate the boost pull-up currents during rising edges. Choose maximum resistor value using the formula given in 式 1.

$$R \leq 800 \times 10^3 \left(\frac{V_{CC\,(MIN)} - 0.6}{C} \right) \quad (1)$$

where R is the pull-up resistor value in Ω, $V_{CC(MIN)}$ is the minimum V_{CC} voltage in volts, and C is the equivalent bus capacitance in picofarads (pF).

In addition, regardless of the bus capacitance, always choose R_{PU} ≤ 65.7 kΩ for V_{CC} = 5.5 V, R_{PU} ≤ 45 kΩ for V_{CC} = 3.3 V, and R_{PU} ≤ 33 kΩ for V_{CC} = 2.5 V. The start-up circuitry requires logic HIGH voltages on SDAOUT and SCLOUT to connect the backplane to the card, and these pull-up values are needed to overcome the pre-charge voltage.

9.2.3 Application Curves




図 9-4. Example Bus Requirements for 3.3 V Systems




図 9-5. Example Bus Requirements for 5 V Systems

Copyright © 2021 Texas Instruments Incorporated

9.3 Typical Application on a Backplane

As shown in 図 9-6, the TCA9511A is used in a backplane connection. The TCA9511A is placed on the I/O peripheral card and connects the I²C devices on the card to the backplane safely upon a hot insertion event. Note that if the I/O cards were plugged directly into the backplane, all of the backplane and card capacitances would add directly together, making rise time and fall time requirements difficult to meet. Placing a bus buffer on the edge of each card; however, isolates the card capacitance from the backplane. For a given I/O card, the TCA9511A drives the capacitance of everything on the card and the backplane must drive only the capacitance of the bus buffer, which is less than 10 pF, the connector, trace, and all additional cards on the backplane.




図 9-6. Backplane Application Schematic

9.3.1 Design Requirements

There are a few considerations when using these hot swap buffers. It is NOT recommended to place the TCA9511A on the backplane connector as it cannot isolate the cards from one another which will possibly result in disturbing on-going I²C transactions. Instead, place the TCA9511A on the I/O peripheral card to maximize benefit.

Copyright © 2021 Texas Instruments Incorporated

9.3.2 Detailed Design Procedure

The design procedure is the same as outlined in セクション 9.2.2.

Copyright © 2021 Texas Instruments Incorporated

10 Power Supply Recommendations

10.1 Power Supply Best Practices

In order for the pre-charge circuitry to dampen the effect of hot-swap insertion of the TCA9511A into an active I^2C bus, V_{CC} must be applied before the SCL and SDA pins make contact to the main I^2C bus. This is essential when the TCA9511A is placed on the add-on card circuit board, as in セクション 9.3. Although the pre-charge circuitry exists on both the -IN and -OUT side, the example in セクション 9.3 shows SCLIN and SDAIN connecting to the main bus. The supply voltage to VCC can be applied early by ensuring that the VCC and GND pin contacts are physically longer than the contacts for the SCLIN and SDAIN pins. If a voltage supervisor will also be used to control the voltage supply on the add-on card, additional delay will exist before the 1 V pre-charge voltage is present on the SCL and SDA pins.

10.2 Power-on Reset Requirements

In order to ensure that the part starts up in the correct state, it is recommended that the power supply ramp rates meet the below requirements.

表 10-1. Recommended supply ramp rates

Parameter			MIN	MAX	UNIT
t_{RT}	Rise rate		0.1	1000	ms
t_{FT}	Fall rate		0.1	1000	ms

Copyright © 2021 Texas Instruments Incorporated

11 Layout

11.1 Layout Guidelines

For printed circuit board (PCB) layout of the TCA9511A, common PCB layout practices should be followed but additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for I^2C signal speeds. In all PCB layouts, it is a best practice to avoid right angles in signal traces, to fan out signal traces away from each other upon leaving the vicinity of an integrated circuit (IC), and to use thicker trace widths to carry higher amounts of current that commonly pass through power and ground traces. By-pass and de-coupling capacitors are commonly used to control the voltage on the VCC pin, using a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller capacitor to filter out high frequency ripple. These capacitors should be placed as close to the TCA9511A as possible. These best practices are shown in セクション 11.2.

The layout example provided in セクション 11.2 shows a 4 layer board, which is preferable for boards with higher density signal routing. On a 4 layer PCB, it is common to route signals on the top and bottom layer, dedicate one internal layer to a ground plane, and dedicate the other internal layer to a power plane. In a board layout using planes or split planes for power and ground, vias are placed directly next to the surface mount component pad which needs to attach to V_{CC} or GND and the via is connected electrically to the internal layer or the other side of the board. Vias are also used when a signal trace needs to be routed to the opposite side of the board, shown in the セクション 11.2 for the VCC side of the resistor connected to the EN pin; however, this routing and via is not necessary if V_{CC} and GND are both full planes as opposed to the partial planes depicted.

Copyright © 2021 Texas Instruments Incorporated

11.2 Layout Example




図 11-1. Layout example for TCA9511A

12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

12.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.
すべての商標は、それぞれの所有者に帰属します。

12.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい ESD 対策をとらないと、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

12.5 用語集

TI 用語集　この用語集には、用語や略語の一覧および定義が記載されています。

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2021 Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TCA9511ADGKR	Active	Production	VSSOP (DGK) | 8	2500 | LARGE T&R	Yes	NIPDAU | SN | NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	9511A
TCA9511ADGKR.A	Active	Production	VSSOP (DGK) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	9511A

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCA9511ADGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCA9511ADGKR	VSSOP	DGK	8	2500	353.0	353.0	32.0

PACKAGE OUTLINE

DGK0008A

VSSOP - 1.1 mm max height


SMALL OUTLINE PACKAGE




PowerPAD is a trademark of Texas Instruments.

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X




SOLDER MASK DETAILS

4214862/A 04/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.



SOLDER PASTE EXAMPLE
SCALE: 15X

4214862/A 04/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、 TI の販売条件 、 TI の総合的な品質ガイドライン 、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2026, Texas Instruments Incorporated

最終更新日：2025 年 10 月