



**TCA9535** JAJSN80E - AUGUST 2009 - REVISED MAY 2022

# TCA9535 割り込み出力および構成レジスタ付き、低電圧 16 ビット I<sup>2</sup>C および **SMBus**、

# 低消費電力 1/0 エクスパンダ

### 1 特長

- I2C からパラレル・ポートへのエクスパンダ
- 幅広い電源電圧範囲:1.65V~5V
- 低スタンバイ消費電流
- オープン・ドレインのアクティブ LOW 割り込み出力
- 5V 許容の I/O ポート
- 400kHz の高速 I<sup>2</sup>C バス
- 極性反転レジスタ
- 3本のハードウェア・アドレス・ピンにより、8つまでのデ バイスをアドレス指定可能
- 大電流の駆動能力を持つラッチ付き出力により、LED を直接駆動
- JESD 78、Class II 準拠で 100 mA 超のラッチアップ
- JESD 22 を超える ESD 保護
  - 2000V、人体モデル (A114-A)
  - 1000V、デバイス帯電モデル (C101)

## 2 アプリケーション

- ・サーバー
- ルーター (テレコム・スイッチング機器)
- パーソナル・コンピュータ
- パーソナル・エレクトロニクス (ゲーム機など)
- 産業用オートメーション
- GPIO が制限されたプロセッサを使用する製品

### 3 概要

TCA9535 は 24 ピン・デバイスで、2 ライン双方向  $I^2$ C バ ス (または SMBus) プロトコル用に 16 ビットの汎用パラレ ル入出力 (I/O) 拡張機能を提供します。このデバイスは、 1.65V~5.5V の電源電圧で動作します。


TCA9535 は、構成 (入力 / 出力選択)、入力ポート、出力 ポート、極性反転 (アクティブ HIGH またはアクティブ LOW 動作) 用の 8 ビット・レジスタをそれぞれ 2 個ずつ 搭載しています。電源オン時に、I/O は入力として構成さ れます。システム・コントローラは、I/O 構成ビットに書き込 むことで、I/O を入力にするか出力にするかを設定できま

TCA9535 は TCA9555 とほぼ同じ製品ですが、 TCA9535 は内部 I/O プルアップ抵抗を内蔵していない ため、入力として構成している場合や駆動していない場合 は、未使用の I/O ピンをプルアップおよびプルダウンする 必要があります。

#### 製品情報

部品番号	パッケージ <sup>(1)</sup>	本体サイズ (公称)
	TSSOP (24)	7.80mm×4.40mm
TCA9535	SSOP (24)	6.20mm × 5.30mm
10A9333	WQFN (24)	4.00mm × 4.00mm
	VQFN (24)	4.00mm × 4.00mm

利用可能なパッケージについては、このデータシートの末尾にあ る注文情報を参照してください。



ブロック図



### **Table of Contents**

	iubic oi	Contonts	
1 特長	1	7.5 Programming	
2 アプリケーション	1	7.6 Register Maps	
3 概要	1	8 Application and Implementation	
4 Revision History	2	8.1 Application Information	
5 Pin Configuration and Functions		8.2 Typical Application	
6 Specifications		9 Power Supply Recommendations	
6.1 Absolute Maximum Ratings		10 Layout	
6.2 ESD Ratings		10.1 Layout Guidelines	
6.3 Recommended Operating Conditions		10.2 Layout Example	
6.4 Thermal Information		11 Device and Documentation Support	
6.5 Electrical Characteristics		11.1 Documentation Support	
6.6 I <sup>2</sup> C Interface Timing Requirements	6	11.2 Receiving Notification of Documentation Սլ	
6.7 Switching Characteristics		11.3 サポート・リソース	30
6.8 Typical Characteristics		11.4 Trademarks	
7 Detailed Description		11.5 Electrostatic Discharge Caution	30
7.1 Overview		11.6 Glossary	30
7.2 Functional Block Diagram		12 Mechanical, Packaging, and Orderable	
7.3 Feature Description		Information	30
7.4 Device Functional Modes			
4 Revision History 資料番号末尾の英字は改訂を表しています。その			Dama
Changes from Revision D (June 2016) to R			Page
		コントローラーおよびターゲットに全体的に変更	
<ul> <li>Changed V<sub>CC</sub> to GND on the Controlled St</li> </ul>	witch in 🗵	8-1	23
Changes from Revision C (May 2016) to Re	vision D (	June 2016)	Page
• DB パッケージを追加			1
Changes from Revision B (August 2015) to	Revision	C (May 2016)	Page
		table, added $\Delta I_{CC}$ typical characteristics graph.	
		increased maximums	
oughden icc argurant into amereur inhar ar	aics, will		

## Changes from Revision A (September 2009) to Revision B (August 2015)

**Page** 

Changed C<sub>io</sub> maximum ......5



## 5 Pin Configuration and Functions





図 5-1. DB, PW (TSSOP) Package 24-Pin (Top View)



The exposed center pad, if used, must be connected as a secondary ground or left electrically open.

図 5-2. RTW (WQFN), RGE (VQFN) Package 24-Pin (Top View)

表 5-1. Pin Functions

	PIN					
	N	0.	TYPE	DESCRIPTION		
NAME	DB, PW	RTW, RGE	· · · · <u>-</u>			
A0	21	18	Input	Address input 0. Connect directly to V <sub>CC</sub> or ground		
A1	2	23	Input	Address input 1. Connect directly to V <sub>CC</sub> or ground		
A2	3	24	Input	Address input 2. Connect directly to V <sub>CC</sub> or ground		
GND	12	9	_	Ground		
INT	1	22	Output	errupt output. Connect to V <sub>CC</sub> through an external pull-up resistor		
P00 <sup>(1)</sup>	4	1	I/O	port I/O. Push-pull design structure. At power on, P00 is configured as an input		
P01 <sup>(1)</sup>	5	2	I/O	P-port I/O. Push-pull design structure. At power on, P01 is configured as an input		
P02 <sup>(1)</sup>	6	3	I/O	P-port I/O. Push-pull design structure. At power on, P02 is configured as an input		
P03 <sup>(1)</sup>	7	4	I/O	P-port I/O. Push-pull design structure. At power on, P03 is configured as an input		
P04 <sup>(1)</sup>	8	5	I/O	P-port I/O. Push-pull design structure. At power on, P04 is configured as an input		
P05 <sup>(1)</sup>	9	6	I/O	P-port I/O. Push-pull design structure. At power on, P05 is configured as an input		
P06 <sup>(1)</sup>	10	7	I/O	P-port I/O. Push-pull design structure. At power on, P06 is configured as an input		
P07 <sup>(1)</sup>	11	8	I/O	P-port I/O. Push-pull design structure. At power on, P07 is configured as an input		
P10 <sup>(1)</sup>	13	10	I/O	P-port I/O. Push-pull design structure. At power on, P10 is configured as an input		
P11 <sup>(1)</sup>	14	11	I/O	P-port I/O. Push-pull design structure. At power on, P11 is configured as an input		
P12 <sup>(1)</sup>	15	12	I/O	P-port I/O. Push-pull design structure. At power on, P12 is configured as an input		
P13 <sup>(1)</sup>	16	13	I/O	P-port I/O. Push-pull design structure. At power on, P13 is configured as an input		
P14 <sup>(1)</sup>	17	14	I/O	P-port I/O. Push-pull design structure. At power on, P14 is configured as an input		
P15 <sup>(1)</sup>	18	15	I/O	P-port I/O. Push-pull design structure. At power on, P15 is configured as an input		
P16 <sup>(1)</sup>	19	16	I/O	P-port I/O. Push-pull design structure. At power on, P16 is configured as an input		
P17 <sup>(1)</sup>	20	17	I/O	P-port I/O. Push-pull design structure. At power on, P17 is configured as an input		
SCL	22	19	Input	Serial clock bus. Connect to V <sub>CC</sub> through a pull-up resistor		
SDA	23	20	Input	Serial data bus. Connect to V <sub>CC</sub> through a pull-up resistor		
V <sub>CC</sub>	24	21	_	Supply voltage		

<sup>(1)</sup> If port is unused, it must be tied to either  $V_{CC}$  or GND through a resistor of moderate value (about 10 k $\Omega$ )



## **6 Specifications**

### **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		-0.5	6	V
VI	Input voltage <sup>(2)</sup>		-0.5	6	V
Vo	Output voltage <sup>(2)</sup>		-0.5	6	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-20	mA
I <sub>IOK</sub>	Input-output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
I <sub>OL</sub>	Continuous output low current	$V_{\rm O}$ = 0 to $V_{\rm CC}$		50	mA
I <sub>OH</sub>	Continuous output high current	$V_{\rm O}$ = 0 to $V_{\rm CC}$		-50	mA
	Continuous current through GND			-250	mA
Icc	Continuous current through V <sub>CC</sub>			160	mA
T <sub>j(MAX)</sub>	Maximum junction temperature			100	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

### 6.2 ESD Ratings

			VALUE	UNIT
\/		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	\/
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	, v

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage			1.65	5.5	V	
V	High-level input voltage	SCL, SDA		0.7 × V <sub>CC</sub>	V <sub>CC</sub> (1)	V	
V <sub>IH</sub>	r light-level input voltage	A2-A0, P07-P00, P17-P1	10	0.7 × V <sub>CC</sub>	5.5	V	
V <sub>IL</sub>	Low-level input voltage	SCL, SDA, A2-A0, P07-P	SCL, SDA, A2-A0, P07-P00, P17-P10			V	
I <sub>OH</sub>	High-level output current	P07–P00, P17–P10			-10	mA	
			T <sub>j</sub> ≤ 65°C		25		
I <sub>OL</sub>	Low-level output current <sup>(2)</sup>	P07-P00, P17-P10	T <sub>j</sub> ≤ 85°C		18	mA	
			T <sub>j</sub> ≤ 100°C		11		
ı	Low-level output current <sup>(2)</sup>	ĪNT, SDA	T <sub>j</sub> ≤ 85°C		6	mA	
OL	Low-level output current	IIVI, ODA	$T_j \le 100^{\circ}C$		3.5	IIIA	
T <sub>A</sub>	Operating free-air temperature			-40	85	°C	

<sup>(1)</sup> For voltages applied above  $V_{CC}$ , an increase in  $I_{CC}$  results.

Submit Document Feedback

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> The values shown apply to specific junction temperatures, which depend on the R<sub>BJA</sub> of the package used. See the Calculating Junction Temperature and Power Dissipation section on how to calculate the junction temperature.

### **6.4 Thermal Information**

			TCA9535				
THERMAL METRIC <sup>(1)</sup>		PW (TSSOP)	DB (SSOP)	RTW (WQFN)	RGE (VQFN)	UNIT	
		24 PINS	24 PINS	24 PINS	24 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	108.8	92.9	43.6	48.4	°C/W	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	54	53.5	46.2	58.1	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	62.8	50.4	22.1	27.1	°C/W	
ΨЈТ	Junction-to-top characterization parameter	11.1	21.9	1.5	3.3	°C/W	
ΨЈВ	Junction-to-board characterization parameter	62.3	50.1	22.2	27.2	°C/W	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	10.7	15.3	°C/W	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETE	R	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IK</sub>	Input diode clamp volta	ge	I <sub>I</sub> = –18 mA	1.65 V to 5.5 V	-1.2			V
V <sub>PORR</sub>	Power-on reset voltage	, V <sub>CC</sub> rising	$V_I = V_{CC}$ or GND, $I_O = 0$			1.2	1.5	V
V <sub>PORF</sub>	Power-on reset voltage	, V <sub>CC</sub> falling	$V_I = V_{CC}$ or GND, $I_O = 0$		0.75	1		V
				1.65 V	1.2			
			I <sub>OH</sub> = -8 mA	2.3 V	1.8			
			IOH0 IIIA	3 V	2.6			
\/	P-port high-level output	t voltage(2)		4.75 V	4.1			V
$V_{OH}$	r-port nign-level output	l vollage 7		1.65 V	1			V
		I <sub>OH</sub> = -10 mA	2.3 V	1.7				
			3 V	2.5				
			4.75 V	4	-			
		SDA	V <sub>OL</sub> = 0.4 V	1.65 V to 5.5 V	3			
	Low-level output	P port <sup>(3)</sup>	V <sub>OL</sub> = 0.5 V	1.65 V to 5.5 V	8			mA
l <sub>OL</sub>	current	P porte	V <sub>OL</sub> = 0.7 V	1.65 V to 5.5 V	10			ША
		ĪNT	V <sub>OL</sub> = 0.4 V	1.65 V to 5.5 V	3			
1	Input lookage current	SCL, SDA Input leakage	V <sub>I</sub> = V <sub>CC</sub> or GND	1.65 V to 5.5 V			±1	
I <sub>I</sub>	Input leakage current	A2–A0 Input leakage	V <sub>I</sub> = V <sub>CC</sub> or GND	1.65 V to 5.5 V			±1	μA
I <sub>IH</sub>	Input high leakage current	P port	V <sub>I</sub> = V <sub>CC</sub>	1.65 V to 5.5 V			1	μΑ
I <sub>IL</sub>	Input low leakage current	P port	V <sub>I</sub> = GND	1.65 V to 5.5 V			-1	μA



#### 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETE	R	TEST CONDITIONS	V <sub>cc</sub>	MIN TYP(1)	MAX	UNIT
C <sub>1</sub>				5.5 V	22	40	
		Operating mode	$V_I = V_{CC}$ or GND, $I_O = 0$ , $I/O = inputs$ , $f_{SCI} = 400$ kHz,	3.6 V	11	30	
			No load	2.7 V	8	19	
				1.95 V	5	11	
				5.5 V	1.5	3.9	
I <sub>CC</sub>	Quiescent current Standby mode		$V_I = V_{CC}$ , $I_O = 0$ , $I/O = inputs$ , $f_{SCL} = 0$ kHz, No load $V_I = GND$ , $I_O = 0$ , $I/O = inputs$ , $f_{SCL} = 0$ kHz, No load	3.6 V	0.9	2.2	
				2.7 V	0.6	1.8	μA
		Standby mode		1.95 V	0.6	1.5	
		Stariuby mode		5.5 V	1.5	8.7	
				3.6 V	0.9	4	
				2.7 V	0.6	3	
				1.95 V	0.4	2.2	
C <sub>I</sub>	Input capacitance	SCL	V <sub>I</sub> = V <sub>CC</sub> or GND	1.65 V to 5.5 V	3	8	pF
C	Input-output pin	SDA	V <sub>IO</sub> = V <sub>CC</sub> or GND	1.65 V to 5.5 V	3	9.5	pF
Oio	capacitance	P port	V <sub>IO</sub> = V <sub>CC</sub> or GND	1.65 V to 5.5 V	3.7	9.5	рг

- (1) All typical values are at nominal supply voltage (1.8-, 2.5-, 3.3-, or 5-V V<sub>CC</sub>) and T<sub>A</sub> = 25°C.
   (2) Each I/O must be externally limited to a maximum of 25 mA, and each octal (P07–P00 and P17–P10) must be limited to a maximum current of 100 mA, for a device total of 200 mA.
- The total current sourced by all I/Os must be limited to 160 mA (80 mA for P07-P00 and 80 mA for P17-P10).

## 6.6 I<sup>2</sup>C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see 🗵 7-2)

			MIN	MAX	UNIT
I <sup>2</sup> C BUS-	—STANDARD MODE			1	
f <sub>scl</sub>	I <sup>2</sup> C clock frequency		0	100	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time		4		μs
t <sub>scl</sub>	I <sup>2</sup> C clock low time		4.7		μs
t <sub>sp</sub>	I <sup>2</sup> C spike time			50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial-data setup time		250		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial-data hold time		0		ns
t <sub>icr</sub>	I <sup>2</sup> C input rise time			1000	ns
t <sub>icf</sub>	I <sup>2</sup> C input fall time			300	ns
t <sub>ocf</sub>	I <sup>2</sup> C output fall time	10-pF to 400-pF bus		300	ns
t <sub>buf</sub>	I <sup>2</sup> C bus free time between stop and sta	ırt	4.7		μs
t <sub>sts</sub>	I <sup>2</sup> C start or repeated start condition set	up	4.7		μs
t <sub>sth</sub>	I <sup>2</sup> C start or repeated start condition hole	d	4		μs
t <sub>sps</sub>	I <sup>2</sup> C stop condition setup		4		μs
t <sub>vd(data)</sub>	Valid data time	SCL low to SDA output valid		3.45	μs
t <sub>vd(ack)</sub>	Valid data time of ACK condition	ACK signal from SCL low to SDA (out) low		3.45	μs
C <sub>b</sub>	I <sup>2</sup> C bus capacitive load			400	pF
I <sup>2</sup> C BUS-	—FAST MODE				
f <sub>scl</sub>	I <sup>2</sup> C clock frequency		0	400	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time		0.6		μs
t <sub>scl</sub>	I <sup>2</sup> C clock low time		1.3		μs

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

## **6.6 I<sup>2</sup>C Interface Timing Requirements (continued)**

over recommended operating free-air temperature range (unless otherwise noted) (see 🗵 7-2)

			MIN	MAX	UNIT
t <sub>sp</sub>	I <sup>2</sup> C spike time			50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial-data setup time		100		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial-data hold time	<sup>2</sup> C serial-data hold time			ns
t <sub>icr</sub>	I <sup>2</sup> C input rise time		20	300	ns
t <sub>icf</sub>	I <sup>2</sup> C input fall time		20 × (V <sub>CC</sub> / 5.5 V)	300	ns
t <sub>ocf</sub>	I <sup>2</sup> C output fall time	10-pF to 400-pF bus	20 × (V <sub>CC</sub> / 5.5 V)	300	ns
t <sub>buf</sub>	I <sup>2</sup> C bus free time between stop and start		1.3		μs
t <sub>sts</sub>	I <sup>2</sup> C start or repeated start condition setup		0.6		μs
t <sub>sth</sub>	I <sup>2</sup> C start or repeated start condition hold		0.6		μs
t <sub>sps</sub>	I <sup>2</sup> C stop condition setup		0.6		μs
t <sub>vd(data)</sub>	Valid data time	SCL low to SDA output valid		0.9	μs
t <sub>vd(ack)</sub>	Valid data time of ACK condition	ACK signal from SCL low to SDA (out) low		0.9	μs
C <sub>b</sub>	I <sup>2</sup> C bus capacitive load			400	pF

## **6.7 Switching Characteristics**


over recommended operating free-air temperature range,  $C_L \le 100$  pF (unless otherwise noted) (see  $\boxtimes$  7-2 and  $\boxtimes$  7-3)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
t <sub>iv</sub>	Interrupt valid time	P port	ĪNT		4	μs
t <sub>ir</sub>	Interrupt reset delay time	SCL	ĪNT		4	μs
t <sub>pv</sub>	Output data valid; For V <sub>CC</sub> = 2.3 V–5.5 V	SCL	Doort		200	ns
	Output data valid; For V <sub>CC</sub> = 1.65 V–2.3 V	SCL	P port		300	ns
t <sub>ps</sub>	Input data setup time	P port	SCL	150		ns
t <sub>ph</sub>	Input data hold time	P port	SCL	1		μs




#### **6.8 Typical Characteristics**

T<sub>A</sub> = 25°C (unless otherwise noted)



### 6.8 Typical Characteristics (continued)


T<sub>A</sub> = 25°C (unless otherwise noted)





#### 6.8 Typical Characteristics (continued)


T<sub>A</sub> = 25°C (unless otherwise noted)




Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

### **Parameter Measurement Information**



SDA LOAD CONFIGURATION



BYTE	DESCRIPTION
1	I <sup>2</sup> C address
2, 3	P-port data


- A.  $C_L$  includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_r/t_f \leq$  30 ns.
- C. All parameters and waveforms are not applicable to all devices.

図 7-1. I<sup>2</sup>C Interface Load Circuit and Voltage Waveforms


Copyright © 2022 Texas Instruments Incorporated


Submit Document Feedback





**Interrupt Load Configuration** 







- A. C<sub>I</sub> includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{\rm O}$  = 50  $\Omega$ ,  $t_{\rm f}/t_{\rm f} \leq$  30 ns.
- C. All parameters and waveforms are not applicable to all devices.

図 7-2. Interrupt Load Circuit and Voltage Waveforms






P-P ort Load Configuration



Write Mode (R/W = 0)



- A. C<sub>L</sub> includes probe and jig capacitance.
- B.  $t_{pv}$  is measured from 0.7 ×  $V_{CC}$  on SCL to 50% I/O (Pn) output.
- C. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r/t_f \leq$  30 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

図 7-3. P-Port Load Circuit and Voltage Waveforms



### 7 Detailed Description

#### 7.1 Overview

The TCA9535 device is a 16-bit I/O expander for the  $I^2C$  bus and is designed for 1.65-V to 5.5-V  $V_{CC}$  operation. It provides general-purpose remote I/O expansion for most microcontroller families via the  $I^2C$  interface.

The TCA9535 consists of two 8-bit Configuration (input or output selection), Input Port, Output Port, and Polarity Inversion (active-high or active-low operation) registers. At power-on, the I/Os are configured as inputs. The system controller can enable the I/Os as either inputs or outputs by writing to the I/O configuration register bits. The data for each input or output is kept in the corresponding Input or output register. The polarity of the Input Port register can be inverted with the Polarity Inversion register. All registers can be read by the system controller.

The TCA9535 open-drain interrupt (  $\overline{\text{INT}}$ ) output is activated when any input state differs from its corresponding Input Port register state and is used to indicate to the system controller that an input state has changed.


INT can be connected to the interrupt input of a microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the I<sup>2</sup>C bus. Thus, the TCA9535 can remain a simple target device.

The device outputs (latched) have high-current drive capability for directly driving LEDs. The device has low current consumption.

The TCA9535 device is similar to the PCA9555, except for the removal of the internal I/O pull-up resistor, which greatly reduces power consumption when the I/Os are held low. The TCA9535 is equivalent to the PCA9535 with lower voltage support (down to  $V_{CC} = 1.65 \text{ V}$ ), and also improved power-on-reset circuitry for different application scenarios.

Three hardware pins (A0, A1 and A2) are used to program and vary the fixed I<sup>2</sup>C address and allow up to 8 devices to share the same I<sup>2</sup>C bus or SMBus.


#### 7.2 Functional Block Diagram



Pin numbers shown are for the PW package.

All I/Os are set to inputs at reset.

#### 図 7-1. Logic Diagram (Positive Logic)



At power-on reset, all registers return to default values.

図 7-2. Simplified Schematic of P-Port I/Os

#### 7.3 Feature Description

#### 7.3.1 5-V Tolerant I/O Ports

The TCA9535 features I/O ports, which are tolerant up to 5 V. This allows the TCA9535 to be connected to a large array of devices. To minimize  $I_{CC}$ , any input signals must be designed so the input voltage stays within  $V_{IH}$  and  $V_{IL}$  of the device as described in the *Electrical Characteristics* section.

#### 7.3.2 Hardware Address Pins

The TCA9535 features 3 hardware address pins (A0, A1, and A2). The user selects the device  $I^2C$  address by pulling each pin to either  $V_{CC}$  or GND to signify the bit value in the address. This allows up to 8 TCA9535 devices to be on the same bus without address conflicts. See the *Functional Block Diagram* for the 3 address pins. The voltage on the pins must not change while the device is powered up in order to prevent possible  $I^2C$  glitches as a result of the device address changing during a transmission. All of the pins must be tied either to  $V_{CC}$  or GND and cannot be left floating.



#### 7.3.3 Interrupt (INT) Output

An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time  $t_{iv}$ , the signal  $\overline{INT}$  is valid. Resetting the interrupt circuit is achieved when data on the port is changed to the original setting or data is read from the port that generated the interrupt. Resetting occurs in the read mode at the acknowledge (ACK) bit after the rising edge of the SCL signal. Note that the  $\overline{INT}$  is reset at the ACK just before the byte of changed data is sent. Interrupts that occur during the ACK clock pulse can be lost (or be very short) because of the resetting of the interrupt during this pulse. Each change of the I/Os after resetting is detected and is transmitted as  $\overline{INT}$ .

Reading from or writing to another device does not affect the interrupt circuit, and a pin configured as an output cannot cause an interrupt. Changing an I/O from an output to an input may cause a false interrupt to occur if the state of the pin does not match the contents of the Input Port register. Because each 8-bit port is read independently, the interrupt caused by port 0 is not cleared by a read of port 1, or the interrupt caused by port 1 is not cleared by a read of port 0.

 $\overline{\text{INT}}$  has an open-drain structure.  $\overline{\text{INT}}$  requires a pull-up resistor to  $V_{CC}$  of moderate value (typically about 10 k $\Omega$ ).

#### 7.4 Device Functional Modes

#### 7.4.1 Power-On Reset (POR)

When power (from 0 V) is applied to  $V_{CC}$ , an internal power-on reset circuit holds the TCA9535 in a reset condition until  $V_{CC}$  has reached  $V_{PORR}$ . At that time, the reset condition is released. The TCA9535 registers and  $I^2C$ -SMBus state machine initialize to their default states. Then,  $V_{CC}$  must be lowered to below  $V_{PORF}$  and back up to the operating voltage for a power-reset cycle.

#### 7.4.2 Powered-Up

When power has been applied to  $V_{CC}$  above  $V_{PORR}$ , and the POR has taken place, the device is in a functioning mode. In this state, the device is ready to accept any incoming  $I^2C$  requests and is monitoring for changes on the input ports.

#### 7.5 Programming

#### 7.5.1 I<sup>2</sup>C Interface

The TCA9535 has a standard bidirectional I<sup>2</sup>C interface that is controlled by a controller device in order to be configured or read the status of this device. Each target on the I<sup>2</sup>C bus has a specific device address to differentiate between other target devices that are on the same I<sup>2</sup>C bus. Many target devices require configuration upon startup to set the behavior of the device. This is typically done when the controller accesses internal register maps of the target, which have unique register addresses. A device can have one or multiple registers where data is stored, written, or read. For more information see *Understanding the I<sup>2</sup>C Bus* application report, SLVA704.

The physical I<sup>2</sup>C interface consists of the serial clock (SCL) and serial data (SDA) lines. Both SDA and SCL lines must be connected to  $V_{CC}$  through a pull-up resistor. The size of the pull-up resistor is determined by the amount of capacitance on the I<sup>2</sup>C lines. For further details, see I<sup>2</sup>C Pull-up Resistor Calculation application report, SLVA689. Data transfer may be initiated only when the bus is idle. A bus is considered idle if both SDA and SCL lines are high after a STOP condition. See  $\frac{1}{8}$  7-1.

- 1. If a controller wants to send data to a target:
  - Controller-transmitter sends a START condition and addresses the target-receiver.
  - Controller-transmitter sends data to target-receiver.
  - Controller-transmitter terminates the transfer with a STOP condition.
- 2. If a controller wants to receive or read data from a target:
  - Controller-receiver sends a START condition and addresses the target-transmitter.
  - Controller-receiver sends the requested register to read to target-transmitter.
  - Controller-receiver receives data from the target-transmitter.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

· Controller-receiver terminates the transfer with a STOP condition.




図 7-3. Definition of Start and Stop Conditions

SDA line stable while SCL line is high




図 7-4. Bit Transfer

表 7-1 shows the interface definition.

表 7-1. Interface Definition

BYTE				В	IT			
BITE	7 (MSB)	6	5	4	3	2	1	0 (LSB)
I <sup>2</sup> C target address	L	Н	L	L	A2	A1	A0	R/W
P0x I/O data bus	P07	P06	P05	P04	P03	P02	P01	P00
P1x I/O data bus	P17	P16	P15	P14	P13	P12	P11	P10

#### 7.5.1.1 Bus Transactions

Data is exchanged between the controller and the TCA9535 through write and read commands, and this is accomplished by reading from or writing to registers in the target device.

Registers are locations in the memory of the target which contain information, whether it be the configuration information or some sampled data to send back to the controller. The controller must write information to these registers in order to instruct the target device to perform a task.



#### 7.5.1.1.1 Writes

To write on the  $I^2C$  bus, the controller sends a START condition on the bus with the address of the target, as well as the last bit (the R/ $\overline{W}$  bit) set to 0, which signifies a write. After the target sends the acknowledge bit, the controller then sends the register address of the register to which it wishes to write. The target acknowledges again, letting the controller know it is ready. After this, the controller starts sending the register data to the target until the controller has sent all the data necessary (which is sometimes only a single byte), and the controller terminates the transmission with a STOP condition.

See the *Control Register and Command Byte* section to see list of the TCA9535 internal registers and a description of each one.

☑ 7-5 shows an example of writing a single byte to a target register.

Controller controls SDA line

Target controls SDA line

Write to one register in a device




図 7-5. Write to Register



Target controls SDA line




図 7-6. Write to the Polarity Inversion Register





図 7-7. Write to Output Port Registers

#### 7.5.1.1.2 Reads


Reading from a target is very similar to writing, but requires some additional steps. In order to read from a target, the controller must first instruct the target which register it wishes to read from. This is done by the controller starting off the transmission in a similar fashion as the write, by sending the address with the R/ $\overline{W}$  bit equal to 0 (signifying a write), followed by the register address it wishes to read from. When the target acknowledges this register address, the controller sends a START condition again, followed by the target address with the R/ $\overline{W}$  bit set to 1 (signifying a read). This time, the target acknowledges the read request, and the controller releases the SDA bus but continues supplying the clock to the target. During this part of the transaction, the controller becomes the controller-receiver, and the target becomes the target-transmitter.

The controller continues to send out the clock pulses, but releases the SDA line so that the target can transmit data. At the end of every byte of data, the controller sends an ACK to the target, letting the target know that it is ready for more data. When the controller has received the number of bytes it is expecting, it sends a NACK, signaling to the target to halt communications and release the bus. The controller follows this up with a STOP condition.

See the *Control Register and Command Byte* section to see list of the TCA9535's internal registers and a description of each one.



#### Read from one register in a device



☑ 7-8. Read from Register

After a restart, the value of the register defined by the command byte matches the register being accessed when the restart occurred. For example, if the command byte references Input Port 1 before the restart, and the restart occurs when Input Port 0 is being read, the stored command byte changes to reference Input Port 0. The original command byte is forgotten. If a subsequent restart occurs, Input Port 0 is read first. Data is clocked into the register on the rising edge of the ACK clock pulse. After the first byte is read, additional bytes may be read, but


Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



the data now reflect the information in the other register in the pair. For example, if Input Port 1 is read, the next byte read is Input Port 0.

Data is clocked into the register on the rising edge of the ACK clock pulse. There is no limitation on the number of data bytes received in one read transmission, but when the final byte is received, the bus controller must not acknowledge the data.  $\boxtimes$  7-9 and  $\boxtimes$  7-10 show two different scenarios of Read Input Port Register.



Transfer of data can be stopped at any time by a Stop condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte previously has been set to 00 (read Input Port register).

This figure eliminates the command byte transfer, a restart, and target address call between the initial target address call and actual data transfer from the P port.




図 7-9. Read Input Port Register, Scenario 1

Transfer of data can be stopped at any time by a Stop condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte previously has been set to 00 (read Input Port register).

This figure eliminates the command byte transfer, a restart, and target address call between the initial target address call and actual data transfer from the P port.

#### 図 7-10. Read Input Port Register, Scenario 2

#### 7.5.2 Device Address






図 7-11. TCA9535 Address

表 7-2 shows the address reference of the TCA9535.

表 7-2. Address Reference

	INPUTS		I <sup>2</sup> C BUS TARGET ADDRESS
A2	A1	A0	1 C BOS TARGET ADDRESS
L	L	L	32 (decimal), 0×20 (hexadecimal)
L	L	Н	33 (decimal), 0x21 (hexadecimal)
L	Н	L	34 (decimal), 0x22 (hexadecimal)
L	Н	Н	35 (decimal), 0x23 (hexadecimal)
Н	L	L	36 (decimal), 0x24 (hexadecimal)
Н	L	Н	37 (decimal), 0x25 (hexadecimal)
Н	Н	L	38 (decimal), 0x26 (hexadecimal)
Н	Н	Н	39 (decimal), 0x27 (hexadecimal)

The last bit of the target address defines the operation (read or write) to be performed. A high (1) selects a read operation, while a low (0) selects a write operation.

### 7.5.3 Control Register and Command Byte

Following the successful acknowledgment of the address byte, the bus controller sends a command byte shown in  $\frac{1}{2}$  7-3 that is stored in the control register in the TCA9535. Three bits of this data byte state the operation (read or write) and the internal register (input, output, polarity inversion, or configuration) that is affected. This register can be written or read through the  $I^2C$  bus. The command byte is sent only during a write transmission.

When a command byte has been sent, the register that was addressed continues to be accessed by reads until a new command byte has been sent. ☒ 7-12 shows the control register bits.




図 7-12. Control Register Bits

表 7-3. Command Byte

CONT	ROL REGISTER	RBITS	COMMAND	REGISTER	PROTOCOL	POWER-UP
B2	B1	В0	BYTE (HEX)	REGISTER	PROTOCOL	DEFAULT
0	0	0	0x00	Input Port 0	Read byte	xxxx xxxx
0	0	1	0x01	Input Port 1	Read byte	xxxx xxxx
0	1	0	0x02	Output Port 0	Read-write byte	1111 1111
0	1	1	0x03	Output Port 1	Read-write byte	1111 1111
1	0	0	0x04	Polarity Inversion Port 0	Read-write byte	0000 0000
1	0	1	0x05	Polarity Inversion Port 1	Read-write byte	0000 0000
1	1	0	0x06	Configuration Port 0	Read-write byte	1111 1111
1	1	1	0x07	Configuration Port 1	Read-write byte	1111 1111

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

#### 7.6 Register Maps

#### 7.6.1 Register Descriptions

The Input Port registers (registers 0 and 1) shown in 表 7-4 reflect the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by the Configuration Register. It only acts on read operation. Writes to these registers have no effect. The default value, X, is determined by the externally applied logic level.

Before a read operation, a write transmission is sent with the command byte to let the I<sup>2</sup>C device know that the Input Port registers are accessed next.

表	7-4.	Rec	iisters	0 an	d 1	(Input	Port	Registers	(
2.	<i>1</i> -T.	1100	1131613	v an	<b>u</b> .	IIIPU		INCHISTOIS	,

		_		٠.		•	,	
Bit	10.7	10.6	10.5	10.4	10.3	10.2	10.1	10.0
Default	Х	Х	Х	Х	Х	Х	Х	Х
Bit	I1.7	I1.6	I1.5	I1.4	I1.3	I1.2	I1.1	I1.0
Default	Х	Х	Х	Х	Х	Х	Х	Х

The Output Port registers (registers 2 and 3) shown in  $\frac{1}{8}$  7-5 show the outgoing logic levels of the pins defined as outputs by the Configuration register. Bit values in this register have no effect on pins defined as inputs. In turn, reads from this register reflect the value that is in the flip-flop controlling the output selection, not the actual pin value.

表 7-5. Registers 2 and 3 (Output Port Registers)

		_		٠.		-	,	
Bit	O0.7	O0.6	O0.5	O0.4	O0.3	O0.2	O0.1	O0.0
Default	1	1	1	1	1	1	1	1
Bit	01.7	O1.6	O1.5	01.4	01.3	01.2	01.1	O1.0
Default	1	1	1	1	1	1	1	1

The Polarity Inversion registers (registers 4 and 5) shown in  $\frac{1}{2}$  7-6 allow polarity inversion of pins defined as inputs by the Configuration register. If a bit in this register is set (written with 1), the corresponding pin's polarity is inverted. If a bit in this register is cleared (written with a 0), the corresponding pin's original polarity is retained.

表 7-6. Registers 4 and 5 (Polarity Inversion Registers)

Bit	N0.7	N0.6	N0.5	N0.4	N0.3	N0.2	N0.1	N0.0
Default	0	0	0	0	0	0	0	0
Bit	N1.7	N1.6	N1.5	N1.4	N1.3	N1.2	N1.1	N1.0
Default	0	0	0	0	0	0	0	0

The Configuration registers (registers 6 and 7) shown in 表 7-7 configure the directions of the I/O pins. If a bit in this register is set to 1, the corresponding port pin is enabled as an input with a high-impedance output driver. If a bit in this register is cleared to 0, the corresponding port pin is enabled as an output.

表 7-7. Registers 6 and 7 (Configuration Registers)

Bit	C0.7	C0.6	C0.5	C0.4	C0.3	C0.2	C0.1	C0.0
Default	1	1	1	1	1	1	1	1
Bit	C1.7	C1.6	C1.5	C1.4	C1.3	C1.2	C1.1	C1.0
Default	1	1	1	1	1	1	1	1

Product Folder Links: TCA9535



### 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


### 8.1 Application Information

Applications of the TCA9535 has the device connected as a target to an I<sup>2</sup>C controller (processor), and the I<sup>2</sup>C bus may contain any number of other target devices. The TCA9535 is typically in a remote location from the controller, placed close to the GPIOs to which the controller needs to monitor or control.

IO Expanders such as the TCA9535 are typically used for controlling LEDs (for feedback or status lights), controlling enable or reset signals of other devices, and even reading the outputs of other devices or buttons.

#### 8.2 Typical Application

⊠ 8-1 shows an application in which the TCA9535 can be used.



Device address is configured as 0100100 for this example.

P00, P02, and P03 are configured as outputs.

P01, P04-P07, and P10-P17 are configured as inputs.

Pin numbers shown are for the PW package.

図 8-1. Application Schematic



#### 8.2.1 Design Requirements

The designer must take into consideration the system, to be sure not to violate any of the parameters. 表 8-1 shows some key parameters which must not be violated.

表 8-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
I <sup>2</sup> C and Subsystem Voltage (V <sub>CC</sub> )	5 V
Output current rating, P-port sinking (I <sub>OL</sub> )	25 mA
I <sup>2</sup> C bus clock (SCL) speed	400 kHz

#### 8.2.1.1 Calculating Junction Temperature and Power Dissipation

When designing with this device, it is important that the *Recommended Operating Conditions* not be violated. Many of the parameters of this device are rated based on junction temperature. So junction temperature must be calculated in order to verify that safe operation of the device is met. The basic equation for junction temperature is shown in 式 1.

$$T_{j} = T_{A} + (\theta_{JA} \times P_{d})$$
 (1)

 $\theta_{JA}$  is the standard junction to ambient thermal resistance measurement of the package, as seen in *Thermal Information* table.  $P_d$  is the total power dissipation of the device, and the approximation is shown in  $\not\equiv$  2.

$$P_{d} \approx (I_{CC\_STATIC} \times V_{CC}) + \sum P_{d\_PORT\_L} + \sum P_{d\_PORT\_H}$$
(2)

式 2 is the approximation of power dissipation in the device. The equation is the static power plus the summation of power dissipated by each port (with a different equation based on if the port is outputting high, or outputting low. If the port is set as an input, then power dissipation is the input leakage of the pin multiplied by the voltage on the pin). Note that this ignores power dissipation in the  $\overline{\text{INT}}$  and SDA pins, assuming these transients to be small. They can easily be included in the power dissipation calculation by using 式 3 to calculate the power dissipation in  $\overline{\text{INT}}$  or SDA while they are pulling low, and this gives maximum power dissipation.

$$P_{d\_PORT\_L} = (I_{OL} \times V_{OL})$$
(3)

 $\pm$ 3 shows the power dissipation for a single port which is set to output low. The power dissipated by the port is the  $V_{OL}$  of the port multiplied by the current it is sinking.

$$P_{d\_PORT\_H} = \left(I_{OH} \times (V_{CC} - V_{OH})\right) \tag{4}$$

 $\pm$  4 shows the power dissipation for a single port which is set to output high. The power dissipated by the port is the current sourced by the port multiplied by the voltage drop across the device (difference between  $V_{CC}$  and the output voltage).

### 8.2.1.2 Minimizing I<sub>CC</sub> When I/O is Used to Control LED

When an I/O is used to control an LED, normally it is connected to  $V_{CC}$  through a resistor as shown in  $\boxtimes$  8-1. Because the LED acts as a diode, when the LED is off, the I/O  $V_{IN}$  is about 1.2 V less than  $V_{CC}$ . The  $\Delta I_{CC}$  parameter in the *Electrical Characteristics* table shows how  $I_{CC}$  increases as  $V_{IN}$  becomes lower than  $V_{CC}$ . For battery-powered applications, it is essential that the voltage of I/O pins is greater than or equal to  $V_{CC}$  when the LED is off to minimize current consumption.

 $\boxtimes$  8-2 shows a high-value resistor in parallel with the LED.  $\boxtimes$  8-3 shows  $V_{CC}$  less than the LED supply voltage by at least 1.2 V. Both of these methods maintain the I/O  $V_{IN}$  at or above  $V_{CC}$  and prevent additional supply current consumption when the LED is off.




図 8-2. High-Value Resistor in Parallel With LED




図 8-3. Device Supplied by Lower Voltage

#### 8.2.2 Detailed Design Procedure

The pull-up resistors,  $R_P$ , for the SCL and SDA lines need to be selected appropriately and take into consideration the total capacitance of all targets on the  $I^2C$  bus. The minimum pull-up resistance is a function of  $V_{CC}$ ,  $V_{OL.(max)}$ , and  $I_{OL}$  as shown in  $\not \gtrsim 5$ .

$$R_{p(min)} = \frac{V_{CC} - V_{OL(max)}}{I_{OL}}$$
 (5)

The maximum pull-up resistance is a function of the maximum rise time,  $t_r$  (300 ns for fast-mode operation,  $f_{SCL}$  = 400 kHz) and bus capacitance,  $C_b$  as shown in  $\not\equiv$  6.

$$R_{p(max)} = \frac{t_r}{0.8473 \times C_b} \tag{6}$$


The maximum bus capacitance for an  $I^2C$  bus must not exceed 400 pF for standard-mode or fast-mode operation. The bus capacitance can be approximated by adding the capacitance of the TCA9535,  $C_i$  for SCL or  $C_{IO}$  for SDA, the capacitance of wires/connections/traces, and the capacitance of additional targets on the bus. For further details, refer to  $I^2C$  *Pull-up Resistor Calculation* application report, SLVA689.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



### 8.2.3 Application Curves



Bus Capacitance (C<sub>b</sub>)

 $V_{DPUX} > 2 V$  $V_{DUPX} < /= 2$ 1.6 Minimum Pull-Up Resistance (kΩ) 1.4 1.2 0.8 0.6 0.4 0.2 1.5 2 2.5 3 3.5 4.5 5 Pull-Up Reference Voltage (V)  $V_{OL}$  = 0.2 ×  $V_{CC}$ ,  $I_{OL}$  = 2 mA when  $V_{CC} \le$  2 V $V_{OL}$  = 0.4 V,  $I_{OL}$  = 3 mA when  $V_{CC}$  > 2 V

<sub>ax)</sub>) vs

 $oxed{2}$  8-5. Minimum Pull-Up Resistance ( $R_{p(min)}$ ) vs Pull-Up Reference Voltage ( $V_{CC}$ )

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

## 9 Power Supply Recommendations

In the event of a glitch or data corruption, TCA9535 can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

The two types of power-on reset are shown in  $\boxtimes$  9-1 and  $\boxtimes$  9-2.




図 9-1.  $V_{CC}$  Is Lowered Below 0.2 V Or 0 V And Then Ramped Up To  $V_{CC}$ 




図 9-2. V<sub>CC</sub> Is Lowered Below The Por Threshold, Then Ramped Back Up To V<sub>CC</sub>

表 9-1 specifies the performance of the power-on reset feature for TCA9535 for both types of power-on reset.

表 9-1. Recommended Supply Sequencing And Ramp Ra	nded Supply Sequencing And Ramp	Rates
--	---------------------------------	-------

	PARAMETER <sup>(1)</sup>	MIN	TYP	MAX	UNIT	
V <sub>CC_FT</sub>	Fall rate	See 図 9-1	0.1			ms
V <sub>CC_RT</sub>	Rise rate	See 図 9-1	0.01			ms
V <sub>CC_TRR</sub>	Time to re-ramp (when $V_{CC}$ drops to $V_{VOR\_{MIN}} - 50$ mV or when $V_{CC}$ drops to GND)	See 図 9-1	1			μs
V <sub>CC_GH</sub>	The level (referenced to $V_{CC}$ ) that $V_{CC}$ can glitch down to, but not cause a functional disruption when $V_{CC\_GW}$	See 図 9-3			1.2	V
V <sub>CC_MV</sub>	The minimum voltage that $V_{CC}$ can glitch down to without causing a reset ( $V_{CC\_GH}$ must not be violated)	See ⊠ 9-3	1.5			V
V <sub>CC_GW</sub>	Glitch width that will not cause a functional disruption	See 図 9-3			10	μs
V <sub>PORF</sub>	Voltage trip point of POR on falling V <sub>CC</sub>		0.75	1	1	V
V <sub>PORR</sub>	Voltage trip point of POR on rising V <sub>CC</sub>			1.2	1.5	V

<sup>(1)</sup>  $T_A = -40$ °C to 85°C (unless otherwise noted)

Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width  $(V_{CC\_GW})$  and height  $(V_{CC\_GH})$  are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance.  $\boxtimes$  9-3 and  $\not{\equiv}$  9-1 provide more information on how to measure these specifications.







図 9-3. Glitch Width And Glitch Height

 $V_{PORR}$  is critical to the power-on reset.  $V_{PORR}$  is the voltage level at which the reset condition is released and all the registers and the I<sup>2</sup>C/SMBus state machine are initialized to their default states. The value of  $V_{POR}$  differs based on the  $V_{CC}$  being lowered to or from 0.  $\boxtimes$  9-4 and  $\gtrapprox$  9-1 provide more details on this specification.



### 10 Layout

### 10.1 Layout Guidelines

For printed circuit board (PCB) layout of the TCA9535, common PCB layout practice must be followed, but additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for I<sup>2</sup>C signal speeds.

In all PCB layouts, it is a best practice to avoid right angles in signal traces, to fan out signal traces away from each other upon leaving the vicinity of an integrated circuit (IC), and to use thicker trace widths to carry higher amounts of current that commonly pass through power and ground traces. By-pass and de-coupling capacitors are commonly used to control the voltage on the  $V_{CC}$  pin, using a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller capacitor to filter out high-frequency ripple. These capacitors must be placed as close to the TCA9535 as possible. These best practices are shown in the *Layout Example*.

For the layout example provided in the *Layout Example*, it must be possible to fabricate a PCB with only 2 layers by using the top layer for signal routing and the bottom layer as a split plane for power ( $V_{CC}$ ) and ground (GND). However, a 4 layer board is preferable for boards with higher density signal routing. On a 4 layer PCB, it is common to route signals on the top and bottom layer, dedicate one internal layer to a ground plane, and dedicate the other internal layer to a power plane. In a board layout using planes or split planes for power and ground, vias are placed directly next to the surface mount component pad which needs to attach to  $V_{CC}$ , or GND and the via is connected electrically to the internal layer or the other side of the board. Vias are also used when a signal trace needs to be routed to the opposite side of the board, but this technique is not demonstrated in the *Layout Example*.

### 10.2 Layout Example




図 10-1. TCA9535 Layout Example



### 11 Device and Documentation Support

### 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documentation see the following:

- I2C Bus Pull-Up Resistor Calculation, SLVA689
- Maximum Clock Frequency of I2C Bus Using Repeaters, SLVA695
- Introduction to Logic, SLVA700
- Understanding the I2C Bus, SLVA704
- IO Expander EVM User's Guide, SLVUA59A

#### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

#### 11.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

#### 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TCA9535

www.ti.com

9-Nov-2025

### **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TCA9535DBR	Active	Production	SSOP (DB)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TD9535
TCA9535DBR.A	Active	Production	SSOP (DB)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TD9535
TCA9535DBR.B	Active	Production	SSOP (DB)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TD9535
TCA9535DBT	Active	Production	SSOP (DB)   24	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TD9535
TCA9535DBT.A	Active	Production	SSOP (DB)   24	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TD9535
TCA9535DBT.B	Active	Production	SSOP (DB)   24	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TD9535
TCA9535MRGER	Active	Production	VQFN (RGE)   24	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TD9535
TCA9535MRGER.A	Active	Production	VQFN (RGE)   24	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TD9535
TCA9535MRGER.B	Active	Production	VQFN (RGE)   24	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TD9535
TCA9535PWR	Active	Production	TSSOP (PW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PW535
TCA9535PWR.A	Active	Production	TSSOP (PW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PW535
TCA9535PWR.B	Active	Production	TSSOP (PW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PW535
TCA9535PWRG4	Active	Production	TSSOP (PW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PW535
TCA9535PWRG4.A	Active	Production	TSSOP (PW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PW535
TCA9535PWRG4.B	Active	Production	TSSOP (PW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PW535
TCA9535RGER	Active	Production	VQFN (RGE)   24	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TD9535
TCA9535RGER.A	Active	Production	VQFN (RGE)   24	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TD9535
TCA9535RGER.B	Active	Production	VQFN (RGE)   24	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TD9535
TCA9535RGERG4	Active	Production	VQFN (RGE)   24	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TD9535
TCA9535RGERG4.A	Active	Production	VQFN (RGE)   24	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TD9535
TCA9535RGERG4.B	Active	Production	VQFN (RGE)   24	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TD9535
TCA9535RTWR	Active	Production	WQFN (RTW)   24	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PW535
TCA9535RTWR.A	Active	Production	WQFN (RTW)   24	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PW535
TCA9535RTWR.B	Active	Production	WQFN (RTW)   24	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PW535
TCA9535RTWRG4	Active	Production	WQFN (RTW)   24	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PW535
TCA9535RTWRG4.A	Active	Production	WQFN (RTW)   24	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PW535
TCA9535RTWRG4.B	Active	Production	WQFN (RTW)   24	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PW535

<sup>(1)</sup> Status: For more details on status, see our product life cycle.



## PACKAGE OPTION ADDENDUM

www.ti.com 9-Nov-2025

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 9-Oct-2025

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCA9535DBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
TCA9535DBT	SSOP	DB	24	250	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
TCA9535MRGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TCA9535PWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
TCA9535PWRG4	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
TCA9535RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TCA9535RGERG4	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TCA9535RTWR	WQFN	RTW	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TCA9535RTWRG4	WQFN	RTW	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2




www.ti.com 9-Oct-2025



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
TCA9535DBR	SSOP	DB	24	2000	353.0	353.0	32.0	
TCA9535DBT	SSOP	DB	24	250	353.0	353.0	32.0	
TCA9535MRGER	VQFN	RGE	24	3000	346.0	346.0	33.0	
TCA9535PWR	TSSOP	PW	24	2000	353.0	353.0	32.0	
TCA9535PWRG4	TSSOP	PW	24	2000	353.0	353.0	32.0	
TCA9535RGER	VQFN	RGE	24	3000	346.0	346.0	33.0	
TCA9535RGERG4	VQFN	RGE	24	3000	346.0	346.0	33.0	
TCA9535RTWR	WQFN	RTW	24	3000	353.0	353.0	32.0	
TCA9535RTWRG4	WQFN	RTW	24	3000	353.0	353.0	32.0	




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H








#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.






NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE PACKAGE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)


- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.




4 x 4, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






NOTES:


- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.





NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

### DB (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

### 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日: 2025 年 10 月